LIBRARY  |  COMPANIES |   PLATFORMS |   PROCESSORS |   PERIPHERALS
AE350



OVP Virtual Platform: AE350

This page provides detailed information about the OVP Virtual Platform Model of the andes.ovpworld.org AE350 platform.

Licensing

Open Source Apache 2.0

Description

Andes AE350 module (skeleton)

Reference

Andes BSP v5.0 ae350 BSP Definition

Limitations

This is a skeleton platform that contains only those peripherals required to boot FreeRTOS demo.

Location

The AE350 virtual platform is located in an Imperas/OVP installation at the VLNV: andes.ovpworld.org / module / AE350 / 1.0.

Platform Summary

Table : Components in platform

TypeInstanceVendorComponent
Processorcpu0andes.ovpworld.orgriscvNX25
PeripheralBMCovpworld.orgtrap
PeripheralAHBDECovpworld.orgtrap
PeripheralMACovpworld.orgtrap
PeripheralLCDCovpworld.orgtrap
PeripheralSMCovpworld.orgtrap
PeripheralPLICovpworld.orgtrap
PeripheralPLMTandes.ovpworld.orgNCEPLMT100
PeripheralPLIC_SWovpworld.orgtrap
PeripheralPLDMovpworld.orgtrap
PeripheralAPBBRGovpworld.orgtrap
PeripheralSMUovpworld.orgtrap
PeripheralUART1andes.ovpworld.orgATCUART100
PeripheralUART2andes.ovpworld.orgATCUART100
PeripheralPITovpworld.orgtrap
PeripheralWDTovpworld.orgtrap
PeripheralRTCovpworld.orgtrap
PeripheralGPIOovpworld.orgtrap
PeripheralI2Covpworld.orgtrap
PeripheralSPI1ovpworld.orgtrap
PeripheralDMACovpworld.orgtrap
PeripheralAC97ovpworld.orgtrap
PeripheralSDCovpworld.orgtrap
PeripheralSPI2ovpworld.orgtrap
Memoryeilmovpworld.orgram
Memoryedlmovpworld.orgram
Memoryspimemovpworld.orgram
Memorystackovpworld.orgram
Busbus0(builtin)address width:buswidth

Platform Simulation Attributes

Table 1: Platform Simulation Attributes

AttributeValueDescription
stoponctrlcstoponctrlcStop on control-C



Processor [andes.ovpworld.org/processor/riscv/1.0] instance: cpu0

Processor model type: 'riscv' variant 'NX25' definition

Imperas OVP processor models support multiple variants and details of the variants implemented in this model can be found in:
- the Imperas installation located at ImperasLib/source/andes.ovpworld.org/processor/riscv/1.0/doc
- the OVP website: OVP_Model_Specific_Information_andes_riscv_NX25.pdf

Description

RISC-V NX25 64-bit processor model

Licensing

This Model is released under the Open Source Apache 2.0

Extensions

The model has the following architectural extensions enabled, and the following bits in the misa CSR Extensions field will be set upon reset:
misa bit 0: extension A (atomic instructions)
misa bit 2: extension C (compressed instructions)
misa bit 8: RV32I/64I/128I base ISA
misa bit 12: extension M (integer multiply/divide instructions)
misa bit 20: extension U (User mode)
misa bit 23: extension X (non-standard extensions present)
To specify features that can be dynamically enabled or disabled by writes to the misa register in addition to those listed above, use parameter "add_Extensions_mask". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension can be enabled or disabled by writes to the misa register.
Legacy parameter "misa_Extensions_mask" can also be used. This Uns32-valued parameter specifies all writable bits in the misa Extensions field, replacing any value defined in the base variant.
Note that any features that are indicated as present in the misa mask but absent in the misa will be ignored. See the next section.
Legacy parameter "misa_Extensions" can also be used. This Uns32-valued parameter specifies the reset value for the misa CSR Extensions field, replacing any value defined in the base variant.

Available (But Not Enabled) Extensions

The following extensions are supported by the model, but not enabled by default in this variant:
misa bit 3: extension D (double-precision floating point) (NOT ENABLED)
misa bit 4: RV32E base ISA (NOT ENABLED)
misa bit 5: extension F (single-precision floating point) (NOT ENABLED)
misa bit 13: extension N (user-level interrupts) (NOT ENABLED)
misa bit 18: extension S (Supervisor mode) (NOT ENABLED)
misa bit 21: extension V (vector instructions) (NOT ENABLED)
To add features from this list to the base variant, use parameter "add_Extensions". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension should be enabled, if they are absent.

General Features

On this variant, the Machine trap-vector base-address register (mtvec) is writable. It can instead be configured as read-only using parameter "mtvec_is_ro".
Values written to "mtvec" are masked using the value 0xfffffffffffffffd. A different mask of writable bits may be specified using parameter "mtvec_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec_align" may be used to specify additional hardware-enforced base address alignment. In this variant, "tvec_align" defaults to 0, implying no alignment constraint.
The initial value of "mtvec" is 0x0. A different value may be specified using parameter "mtvec" if required.
On reset, the model will restart at address 0x0. A different reset address may be specified using parameter "reset_address" if required.
On an NMI, the model will restart at address 0x0. A different NMI address may be specified using parameter "nmi_address" if required.
WFI will halt the processor until an interrupt occurs. It can instead be configured as a NOP using parameter "wfi_is_nop". WFI timeout wait is implemented with a time limit of 0 (i.e. WFI causes an Illegal Instruction trap in Supervisor mode when mstatus.TW=1).
The "cycle" CSR is implemented in this variant. Set parameter "cycle_undefined" to True to instead specify that "cycle" is unimplemented and reads of it should trap to Machine mode.
The "time" CSR is implemented in this variant. Set parameter "time_undefined" to True to instead specify that "time" is unimplemented and reads of it should trap to Machine mode. Usually, the value of the "time" CSR should be provided by the platform - see notes below about the artifact "CSR" bus for information about how this is done.
The "instret" CSR is implemented in this variant. Set parameter "instret_undefined" to True to instead specify that "instret" is unimplemented and reads of it should trap to Machine mode.
Unaligned memory accesses are not supported by this variant. Set parameter "unaligned" to "T" to enable such accesses.
Unaligned memory accesses are not supported for AMO instructions by this variant. Set parameter "unalignedAMO" to "T" to enable such accesses.
A PMP unit is not implemented by this variant. Set parameter "PMP_registers" to indicate that the unit should be implemented with that number of PMP entries.
LR/SC instructions are implemented with a 1-byte reservation granule. A different granule size may be specified using parameter "lr_sc_grain".

Interrupts

The "reset" port is an active-high reset input. The processor is halted when "reset" goes high and resumes execution from the reset address specified using the "reset_address" parameter when the signal goes low. The "mcause" register is cleared to zero.
The "nmi" port is an active-high NMI input. The processor is halted when "nmi" goes high and resumes execution from the address specified using the "nmi_address" parameter when the signal goes low. The "mcause" register is cleared to zero.
All other interrupt ports are active high.

Debug Mask

It is possible to enable model debug messages in various categories. This can be done statically using the "override_debugMask" parameter, or dynamically using the "debugflags" command. Enabled messages are specified using a bitmask value, as follows:
Value 0x002: enable debugging of PMP and virtual memory state;
Value 0x004: enable debugging of interrupt state.
All other bits in the debug bitmask are reserved and must not be set to non-zero values.

Integration Support

This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.

CSR Register External Implementation

If parameter "enable_CSR_bus" is True, an artifact 16-bit bus "CSR" is enabled. Slave callbacks installed on this bus can be used to implement modified CSR behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). A CSR with index 0xABC is mapped on the bus at address 0xABC0; as a concrete example, implementing CSR "time" (number 0xC01) externally requires installation of callbacks at address 0xC010 on the CSR bus.

LR/SC Active Address

Artifact register "LRSCAddress" shows the active LR/SC lock address. The register holds all-ones if there is no LR/SC operation active.

Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. fence.i) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.
Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous. Data barrier instructions (e.g. fence) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.
Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle.
Hardware Performance Monitor and Debug registers are not implemented and hardwired to zero.
Andes-specific cache, local memory and ECC behavior is not yet implemented, except for CSR state. Andes Performance and Code Dense instructions and associated CSR state are implemented, but the EXEC.IT instruction supports in-memory table mode using the uitb CSR only (not hardwired mode).

Verification

All instructions have been extensively tested by Imperas, using tests generated specifically for this model and also reference tests from https://github.com/riscv/riscv-tests.
Also reference tests have been used from various sources including:
https://github.com/riscv/riscv-tests
https://github.com/ucb-bar/riscv-torture
The Imperas OVPsim RISC-V models are used in the RISC-V Foundations Compliance Framework as a functional Golden Reference:
https://github.com/riscv/riscv-compliance
where the simulated model is used to provide the reference signatures for compliance testing. The Imperas OVPsim RISC-V models are used as reference in both open source and commercial instruction stream test generators for hardware design verification, for example:
http://valtrix.in/sting/ from Valtrix
https://github.com/google/riscv-dv from Google
The Imperas OVPsim RISC-V models are also used by commercial and open source RISC-V Core RTL developers as a reference to ensure correct functionality of their IP.

References

The Model details are based upon the following specifications:
RISC-V Instruction Set Manual, Volume I: User-Level ISA (User Architecture Version 2.2)
RISC-V Instruction Set Manual, Volume II: Privileged Architecture (Privileged Architecture Version 1.10)
---- AndesCore_NX25_DS131_V1.0 DS131-10
---- AndeStar V5 Instruction Extension Specification (UMxxx-0.4, 2018-05-30)
---- AndeStar V5 Architecture and CSR Definitions (UM164-12, 2018-06-14)

Andes-Specific Extensions

Andes processors add various custom extensions to the basic RISC-V architecture. This model implements the following:
1: Hardware Stack Protection (if mmsc_cfg.HSP=1);
2: Performance Throttling (register interface only, if mmsc_cfg.PFT=1);
3: CSRs for CCTL Operations (register interface only, if mmsc_cfg.CCTLCSR=1);
4: Performance Extension instructions (if mmsc_cfg.EV5MPE=1);
5: CodeDense instructions (if mmsc_cfg.ECD=1);
6: Half-Precision Floating-Point instructions (if mmsc_cfg.EFHW=1).
Other Andes-specific extensions are not currently modeled. The exact set of supported extensions can be configured using parameter "andesExtensions/mmsc_cfg", which overrides the default value of the mmsc_cfg register (see detailed description below).

Andes-Specific Parameters

In addition to the base model RISC-V parameters, this model implements parameters allowing Andes-specific model features to be controlled. These parameters are documented below.

Parameter andesExtensions/mmsc_cfg

This parameter allows the value of the read-only mmsc_cfg register to be specified. Bits that affect behavior of the model are:
bit 3 (ECD): enables CodeDense instructions and uitb CSR.
bit 4 (PFT): determines presence of mpft_ctl register and affects implemented fields in mxstatus.
bit 5 (HSP): enables HW Stack protection, relevant CSRs and affects implemented fields in mxstatus.
bit 13 (EV5PE): enables Performance Extension support.
bit 16 (CCTLCSR): enables CCTL CSRs.
Other bits can be set or cleared but do not affect model behavior.
Example: --override iss/cpu0/andesExtensions/mmsc_cfg=0x2028

Parameter andesExtensions/micm_cfg

This parameter allows the value of the read-only micm_cfg register to be specified. Bits that affect behavior of the model are:
bits 8:6 (ISZ): enables mcache_ctl CSR if non-zero.
bits 14:12 (ILMB): enables milmb CSR if non-zero.
Other bits can be set or cleared but do not affect model behavior, except that if any bit is non zero then IME/PIME bits in mxstatus are modeled.
Example: --override iss/cpu0/andesExtensions/micm_cfg=0

Parameter andesExtensions/mdcm_cfg

This parameter allows the value of the read-only mdcm_cfg register to be specified. Bits that affect behavior of the model are:
bits 8:6 (DSZ): enables mcache_ctl CSR if non-zero.
bits 14:12 (DLMB): enables mdlmb CSR if non-zero.
Other bits can be set or cleared but do not affect model behavior, except that if any bit is non zero then DME/DIME bits in mxstatus are modeled.
Example: --override iss/cpu0/andesExtensions/mdcm_cfg=0

Parameter andesExtensions/uitb

This parameter allows the value of the uitb register to be specified.
Example: --override iss/cpu0/andesExtensions/uitb=0

Parameter andesExtensions/milmb

This parameter allows the value of the milmb register to be specified.
Example: --override iss/cpu0/andesExtensions/milmb=0

Parameter andesExtensions/milmbMask

This parameter allows the mask of writable bits in the milmb register to be specified. The default value for this variant is 0xe (RWECC and ECCEN are writable, all other bits are read-only).
Example: --override iss/cpu0/andesExtensions/milmbMask=0xe

Parameter andesExtensions/mdlmb

This parameter allows the value of the mdlmb register to be specified.
Example: --override iss/cpu0/andesExtensions/mdlmb=0

Parameter andesExtensions/mdlmbMask

This parameter allows the mask of writable bits in the mdlmb register to be specified. The default value for this variant is 0xe (RWECC and ECCEN are writable, all other bits are read-only).
Example: --override iss/cpu0/andesExtensions/mdlmbMask=0xe

Hardware Stack Protection

Hardware Stack Protection is present on this variant (mmsc_cfg.HSP=1). Registers mhsp_ctl, msp_bound and msp_base are implemented.

Performance Throttling

Performance Throttling registers are present on this variant (mmsc_cfg.PFT=1). Register mpft_ctl is present but has no behavior except for the effects on mxstatus, which are modeled.

CSRs for CCTL Operations

CSRs for CCTL Operation are not present on this variant (mmsc_cfg.CCTLCSR=0).

Andes-Specific Instructions

This section describes Andes-specific instructions implemented by this variant. Refer to Andes reference documentation for more information.

Performance Extension Instructions

ADDIGP
BBC
BBS
BEQC
BNEC
BFOS
BFOZ
LEA.h
LEA.w
LEA.d
LEA.b.ze
LEA.h.ze
LEA.w.ze
LEA.d.ze
LBGP
LBUGP
LHGP
LHUGP
LWGP
LWUGP
LDGP
SBGP
SHGP
SWGP
SDGP
FFB
FFZMISM
FFMISM
FLMISM

CodeDense Instructions

EXEC.IT
EX9.IT

Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu0' it has been instanced with the following parameters:

Table 2: Processor Instance 'cpu0' Parameters (Configurations)

ParameterValueDescription
endianlittleSelect processor endian (big or little)
simulateexceptionssimulateexceptionsCauses the processor simulate exceptions instead of halting
mips60The nominal MIPS for the processor

Table 3: Processor Instance 'cpu0' Parameters (Attributes)

Parameter NameValueType
variantNX25enum

Memory Map for processor 'cpu0' bus: 'bus0'

Processor instance 'cpu0' is connected to bus 'bus0' using master port 'INSTRUCTION'.

Processor instance 'cpu0' is connected to bus 'bus0' using master port 'DATA'.

Table 4: Memory Map ( 'cpu0' / 'bus0' [width: buswidth] )

Lo AddressHi AddressInstanceComponent
0x00x1FFFFFeilmram
remappableremappableAC97trap
remappableremappableAHBDECtrap
remappableremappableAPBBRGtrap
remappableremappableBMCtrap
remappableremappableDMACtrap
remappableremappableGPIOtrap
remappableremappableI2Ctrap
remappableremappableLCDCtrap
remappableremappableMACtrap
remappableremappablePITtrap
remappableremappablePLDMtrap
remappableremappablePLICtrap
remappableremappablePLIC_SWtrap
remappableremappableRTCtrap
remappableremappableSDCtrap
remappableremappableSMCtrap
remappableremappableSMUtrap
remappableremappableSPI1trap
remappableremappableSPI2trap
remappableremappableWDTtrap
0x2000000x2FFFFFedlmram
0x7FF00000x7FFFFFFstackram
0x800000000x801FFFFFspimemram
0xE60000000xE60000FFPLMTNCEPLMT100
0xF02000000xF020003FUART1ATCUART100
0xF03000000xF030003FUART2ATCUART100

Net Connections to processor: 'cpu0'

Table 5: Processor Net Connections ( 'cpu0' )

Net PortNetInstanceComponent
MTimerInterruptmtipPLMTNCEPLMT100



Peripheral Instances



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: BMC

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 6: Configuration options (attributes) set for instance 'BMC'

AttributesValue
portAddress0xC0000000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: AHBDEC

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 7: Configuration options (attributes) set for instance 'AHBDEC'

AttributesValue
portAddress0xE0000000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: MAC

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 8: Configuration options (attributes) set for instance 'MAC'

AttributesValue
portAddress0xE0100000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: LCDC

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 9: Configuration options (attributes) set for instance 'LCDC'

AttributesValue
portAddress0xE0200000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: SMC

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 10: Configuration options (attributes) set for instance 'SMC'

AttributesValue
portAddress0xE0400000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: PLIC

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 11: Configuration options (attributes) set for instance 'PLIC'

AttributesValue
portAddress0xE4000000
portSize0x1000
cbEnable1



Peripheral [andes.ovpworld.org/peripheral/NCEPLMT100/1.0] instance: PLMT

Licensing

Open Source Apache 2.0

Description

NCEPLMT100 Platform-Level Machine Timer

Limitations

Register View and Basic Functionality
Only used to demonstrate the execution of NX25 FreeRTOS

Reference

AndeStar_V5_Timer Specification UM167-11 2018-01-08

There are no configuration options set for this peripheral instance.



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: PLIC_SW

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 12: Configuration options (attributes) set for instance 'PLIC_SW'

AttributesValue
portAddress0xE6400000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: PLDM

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 13: Configuration options (attributes) set for instance 'PLDM'

AttributesValue
portAddress0xE6800000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: APBBRG

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 14: Configuration options (attributes) set for instance 'APBBRG'

AttributesValue
portAddress0xF0000000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: SMU

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 15: Configuration options (attributes) set for instance 'SMU'

AttributesValue
portAddress0xF0100000
portSize0x1000
cbEnable1



Peripheral [andes.ovpworld.org/peripheral/ATCUART100/1.0] instance: UART1

Licensing

Open Source Apache 2.0

Description

Andes UART

Limitations

Register View Model Only

Reference


Table 16: Configuration options (attributes) set for instance 'UART1'

AttributesValue
console1
finishOnDisconnect1



Peripheral [andes.ovpworld.org/peripheral/ATCUART100/1.0] instance: UART2

Licensing

Open Source Apache 2.0

Description

Andes UART

Limitations

Register View Model Only

Reference


Table 17: Configuration options (attributes) set for instance 'UART2'

AttributesValue
console1
finishOnDisconnect1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: PIT

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 18: Configuration options (attributes) set for instance 'PIT'

AttributesValue
portAddress0xF0400000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: WDT

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 19: Configuration options (attributes) set for instance 'WDT'

AttributesValue
portAddress0xF0500000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: RTC

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 20: Configuration options (attributes) set for instance 'RTC'

AttributesValue
portAddress0xF0600000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: GPIO

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 21: Configuration options (attributes) set for instance 'GPIO'

AttributesValue
portAddress0xF0700000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: I2C

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 22: Configuration options (attributes) set for instance 'I2C'

AttributesValue
portAddress0xF0A00000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: SPI1

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 23: Configuration options (attributes) set for instance 'SPI1'

AttributesValue
portAddress0xF0B00000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: DMAC

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 24: Configuration options (attributes) set for instance 'DMAC'

AttributesValue
portAddress0xF0C00000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: AC97

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 25: Configuration options (attributes) set for instance 'AC97'

AttributesValue
portAddress0xF0D00000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: SDC

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 26: Configuration options (attributes) set for instance 'SDC'

AttributesValue
portAddress0xF0E00000
portSize0x1000
cbEnable1



Peripheral [ovpworld.org/peripheral/trap/1.0] instance: SPI2

Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Licensing

Open Source Apache 2.0

Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 27: Configuration options (attributes) set for instance 'SPI2'

AttributesValue
portAddress0xF0F00000
portSize0x1000
cbEnable1



AndesPlatforms
Page was generated in 0.0585 seconds