LIBRARY  |  COMPANIES |   PLATFORMS |   PROCESSORS |   PERIPHERALS
Intel8253



OVP Peripheral Model: Intel8253



Model Specific Information

This page provides introductory usage information for an Imperas OVP peripheral behavioral model. The page is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.

Description

Intel 8253 Programmable Interval Timer (PIT)

Limitations

This model has sufficient functionality to allow a Linux Kernel to Boot on the MIPS:MALTA platform. Not all modes are supported.

Licensing

Open Source Apache 2.0

Reference

Intel 8253 Datasheet. MIPS Malta Platform Reference Guide.

Location

The 8253 peripheral model is located in an Imperas/OVP installation at the VLNV: intel.ovpworld.org / peripheral / 8253 / 1.0.



Net Ports

This model has the following net ports:

Table : Net Ports

NameTypeMust Be ConnectedDescription
clk0inputF (False)
gate0inputF (False)
out0outputF (False)
clk1inputF (False)
gate1inputF (False)
out1outputF (False)
clk2inputF (False)
gate2inputF (False)
out2outputF (False)



Bus Slave Ports

This model has the following bus slave ports:

Bus Slave Port: bport1

Table 1: Bus Slave Port: bport1

NameSize (bytes)Must Be ConnectedDescription
bport10x4F (False)

Table 2: Bus Slave Port: bport1 Registers:

NameOffsetWidth (bits)DescriptionR/Wis Volatile
reg_CTR00x08
reg_CTR10x18
reg_CTR20x28
reg_CNTL0x38



Platforms that use this peripheral component

Peripheral components can be used in many different platforms, including those developed by Imperas or by other users of OVP. You can use this peripheral in your own platforms.

Table 3: Publicly available platforms using peripheral '8253'

Platform NameVendor
HeteroArmNucleusMIPSLinuximperas.ovpworld.org
MipsMaltamips.ovpworld.org
MipsMaltamips.ovpworld.org



IntelPeripherals
Page was generated in 0.0181 seconds