LIBRARY  |  COMPANIES |   PLATFORMS |   PROCESSORS |   PERIPHERALS
MicrosemiCoreUARTapb



OVP Peripheral Model: MicrosemiCoreUARTapb



Model Specific Information

This page provides introductory usage information for an Imperas OVP peripheral behavioral model. The page is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.

Licensing

Open Source Apache 2.0

Description

Microsemi CoreUARTapb

Limitations

Basic functionality for transmit and receive

Reference

CoreUARTapb handbook v5.2 https://www.microsemi.com/document-portal/doc_view/130958-coreuartapb-handbook

Location

The CoreUARTapb peripheral model is located in an Imperas/OVP installation at the VLNV: microsemi.ovpworld.org / peripheral / CoreUARTapb / 1.0.



Peripheral Instance Parameters

This model accepts the following parameters:

Table : Peripheral Parameters

NameTypeDescription
consoleboolIf specified, port number is ignored, and a console pops up automatically
portnumuns32If set, listen on this port. If set to zero, allocate a port from the pool and listen on that.
infilestringName of file to use for device source
outfilestringName of file to write device output
portFilestringIf portnum was specified as zero, write the port number to this file when it's known
logboolIf specified, serial output will go to simulator log
finishOnDisconnectboolIf set, disconnecting the port will cause the simulation to finish
connectnonblockingboolIf set, simulation can begin before the connection is made
xcharsuns32Width of console in characters
ycharsuns32Height of console in characters
recordstringRecord external events into this file
replaystringReplay external events from this file



Bus Slave Ports

This model has the following bus slave ports:

Bus Slave Port: port0

Table 1: Bus Slave Port: port0

NameSize (bytes)Must Be ConnectedDescription
port00x18F (False)

Table 2: Bus Slave Port: port0 Registers:

NameOffsetWidth (bits)DescriptionR/Wis Volatile
Reg_TxData0x032
Reg_RxData0x432
Reg_Ctrl10x832
Reg_Ctrl20xc32
Reg_Status0x1032
Reg_Ctrl30x1432



Platforms that use this peripheral component

Peripheral components can be used in many different platforms, including those developed by Imperas or by other users of OVP. You can use this peripheral in your own platforms.

Table 3: Publicly available platforms using peripheral 'CoreUARTapb'

Platform NameVendor
RiscvRV32FreeRTOSimperas.ovpworld.org



MicrosemiPeripherals
Page was generated in 0.0128 seconds