LIBRARY  |  COMPANIES |   PLATFORMS |   PROCESSORS |   PERIPHERALS
RenesasTmt



OVP Peripheral Model: RenesasTmt



Model Specific Information

This page provides introductory usage information for an Imperas OVP peripheral behavioral model. The page is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.

Licensing

Open Source Apache 2.0

Description

Renesas TMT Timer/Event Counter T

Limitations

Status of Modes - Interval Timer Mode - Supported - External Event Count Mode - Unsupported - External Trigger Pulse Output Mode - Unsupported - One-Shot Pulse Mode - Unsupported - PWM Mode - Unsupported - Free-Running Mode - Supported - Pulse Width Measurement Mode - Unsupported - Triangular Wave PWM Mode - Unsupported - Encoder Compare Mode - Unsupported - Encoder Capture Mode - Unsupported - Encoder Capture Compare Mode - Unsupported - Offset Trigger Generation Mode - Unsupported

Reference

R01UH0128ED0700, Rev. 7.00, Oct 06, 2010

Location

The tmt peripheral model is located in an Imperas/OVP installation at the VLNV: renesas.ovpworld.org / peripheral / tmt / 1.0.



Peripheral Instance Parameters

This model accepts the following parameters:

Table : Peripheral Parameters

NameTypeDescription
PCLK0uns32
PCLK1uns32
PCLK2uns32
PCLK3uns32
PCLK4uns32
PCLK5uns32
PCLK7uns32
PCLK9uns32
PlantModelPWMModebool



Net Ports

This model has the following net ports:

Table 1: Net Ports

NameTypeMust Be ConnectedDescription
TOT0outputF (False)
TOT1outputF (False)
TTTTO0outputF (False)
TTTT01outputF (False)
TTTICC0outputF (False)
TTTICC1outputF (False)
TTTEQC0outputF (False)
TTTEQC1outputF (False)
INTTTCC0outputF (False)
INTTTCC1outputF (False)
INTTTOVoutputF (False)
INTTTECoutputF (False)
TIT0inputF (False)
TIT1inputF (False)
TEVTTinputF (False)
TTRGTinputF (False)
TENCT0inputF (False)
TENCT1inputF (False)
TECRTinputF (False)
TTTTI0inputF (False)
TTTTI1inputF (False)
TTTENC0inputF (False)
TTTENC1inputF (False)
TTTTRGinputF (False)
TTTEVTinputF (False)
TTTECRinputF (False)



Bus Slave Ports

This model has the following bus slave ports:

Bus Slave Port: TMTP0

Table 2: Bus Slave Port: TMTP0

NameSize (bytes)Must Be ConnectedDescription
TMTP00x10F (False)

Table 3: Bus Slave Port: TMTP0 Registers:

NameOffsetWidth (bits)DescriptionR/Wis Volatile
reg0_CTL00x08
reg0_CTL10x18
reg0_CTL20x28
reg0_IOC00x38
reg0_IOC10x48
reg0_IOC20x58
reg0_IOC30x68
reg0_OPT00x78
reg0_OPT10x88
reg0_OPT20x98
reg1_CCR00xa16
reg1_CCR10xc16
reg1_CNT0xe16

Bus Slave Port: TMTP1

Table 4: Bus Slave Port: TMTP1

NameSize (bytes)Must Be ConnectedDescription
TMTP10x2F (False)

Table 5: Bus Slave Port: TMTP1 Registers:

NameOffsetWidth (bits)DescriptionR/Wis Volatile
reg0_TCW0x016



Platforms that use this peripheral component

Peripheral components can be used in many different platforms, including those developed by Imperas or by other users of OVP. You can use this peripheral in your own platforms.

Table 6: Publicly available platforms using peripheral 'tmt'

Platform NameVendor
RenesasUPD70F3441renesas.ovpworld.org
RenesasUPD70F3441renesas.ovpworld.org



RenesasPeripherals
Page was generated in 0.0262 seconds