---

OVP Peripheral Model: XilinxAxiPcie

---

Model Specific Information

This page provides introductory usage information for an Imperas OVP peripheral behavioral model. The page is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.

Licensing

Open Source Apache 2.0

Description

Xilinx AXI to PCI Express bridge.

Diagnostic levels:

PCIE_SLAVE 0x03

PCIE_CONFIG_MASTER 0x04

PCIE_EMPTY 0x08

INT_ACK 0x10

MAIN_BUS 0x20

INFO 0x40

Limitations

This model has sufficient functionality to allow a Linux Kernel to Boot.

Reference

LogiCORE IP AXI Bridge for PCI Express v2.3 Product Guide April 2, 2014.

Location

The axi-pcie peripheral model is located in an Imperas/OVP installation at the VLNV: xilinx.ovpworld.org / peripheral / axi-pcie / 1.0.

---

Peripheral Instance Parameters

This model accepts the following parameters:

Table : Peripheral Parameters

---

Net Ports

This model has the following net ports:

Table 1: Net Ports

---

Bus Master Ports

This model has the following bus master ports:

Bus Master Port: PCIconfigM

Table 2: PCIconfigM

Bus Master Port: PCIackM

Table 3: PCIackM

---

Bus Slave Ports

This model has the following bus slave ports:

Bus Slave Port: ecam

Table 4: Bus Slave Port: ecam

No address blocks have been defined for this slave port.

Bus Slave Port: busPort

Table 5: Bus Slave Port: busPort

No address blocks have been defined for this slave port.

Bus Slave Port: PCIconfig

Table 6: Bus Slave Port: PCIconfig

No address blocks have been defined for this slave port.