Skip to main content
Open Virtual Platforms - the source of Fast Processor Models & Platforms Open Virtual Platforms - the source of Fast Processor Models & Platforms

Main menu

  • Getting Started
  • Documentation
  • Demos & Videos
  • Downloads
  • Forums & Login
  • Partners
  • Contact

Quick Links

  • Home
  • About
  • Technology
  • News
  • Models
  • Library
  • Resources
  • Home
    • Welcome
  • About
    • About OVP
    • Why OVP?
    • Virtual Platforms?
    • Rationale?
    • Continuous Integration
    • Partners
    • Licensing
    • Downloading
    • Frequently Asked Questions
  • Technology
    • OVP Technology
    • OVPsim Simulator
    • OVP APIs
    • OVP Models
    • OVP Documentation
    • OVP & SystemC
    • SystemC TLM2
    • Accellera SPIRIT
    • iGen Model Building Wizard
    • Instruction Set Simulator (ISS)
    • eGui and iGui GUIs for Debuggers
  • News
    • OVP Latest News
    • In the News
    • Press Releases
    • Views and Blogs
    • Industry Events
  • Models
    • Silicon IP Vendors
    • Processor Family Groups
    • Processor Model Variants
    • Processor Model Documentation
    • Processor Model Downloads
    • Platform Models
    • Peripheral Models
    • Getting FLEXlm License Keys
  • Library
  • Resources
    • OVP Partners
    • DAC 2009 Virtual Platform Workshop
    • GDB Related Resources
    • Windows Development and MSYS/MinGW
    • Windows Resources - Detours
    • Windows Resources - API trace
14 September 2019 - 6:37am — Model

Power Architecture 400 Series

Processor Model Variants of POWER / Power32_400 /

Processor Model Variant: POWER / Power32_400 / m476
Processor Model Variant: POWER / Power32_400 / m470
Processor Model Variant: POWER / Power32_400 / m460
Processor Model Variant: POWER / Power32_400 / m440

Search form

In the News

-- Imperas at the 2nd Annual RISC-V Summit, December 2019
-- Open Source Processors: Fact Or Fiction?
---- More (64) ----

Press Releases

-- Imperas at the 2nd Annual RISC-V Summit, December 2019
-- Imperas to present RISC-V processor verification tutorial at DVCon Europe in collaboration with Google and Metrics
---- More (97) ----

Views and Blogs

-- Rapid Evolution For Verification Plans
-- Open ISAs Gaining Traction
---- More (59) ----

Industry Events

-- Imperas at the 2nd Annual RISC-V Summit, December 2019
-- Imperas to present RISC-V processor verification tutorial at DVCon Europe in collaboration with Google and Metrics
---- More (76) ----

Get Started

  • Documentation Home
  • Processor Model Documentation
  • Download Guide
  • Presentations

Operating System Support

  • Linux
  • FreeRTOS
  • Micrium
  • Other Operating Systems

Processor Models

  • ARM Processor Models
  • MIPS Processor Models
  • RISC-V Processor Models
  • Other Processor Models
(c) 2008-2020 Imperas Software