Skip to main content
Open Virtual Platforms
- the source of Fast Processor Models & Platforms
Main menu
RISC-V
Documentation
Demos & Videos
Downloads
Forums & Login
Partners
Contact
Quick Links
Home
About
Technology
News
Models
Library
Resources
Home
Welcome
About
About OVP
Why OVP?
Virtual Platforms?
Rationale?
Continuous Integration
Partners
Licensing
Downloading
Frequently Asked Questions
Technology
OVP Technology
OVPsim Simulator
Free riscvOVPsim simulator
Instruction Set Simulator (ISS)
OVP APIs
OVP Models
OVP Documentation
OVP & SystemC
SystemC TLM2
Accellera IP-XACT
iGen Model Building Wizard
eGui and iGui GUIs for Debuggers
News
OVP Latest News
In the News
Press Releases
Views and Blogs
Industry Events
Models
Silicon IP Vendors
Processor Family Groups
Processor Model Variants
Processor Model Documentation
Processor Model Downloads
Platform Models
Peripheral Models
Getting FLEXlm License Keys
Library
Resources
OVP Partners
DAC 2009 Virtual Platform Workshop
GDB Related Resources
Windows Development and MSYS/MinGW
Windows Resources - Detours
Windows Resources - API trace
13 April 2012 - 12:00am —
Video
Video Link: Design West 2012 - ARM interview Imperas
Imperas at Design West (ESC) 2012. Lori Kate Smith of ARM interviews Simon Davidmann. Questions on adoption of software virtual platforms, and available tools and models.
Search form
Search
In the News
--
The Lost Art Of Processor Verification
--
Speeding Up AI With Vector Instructions
---- More (73) ----
Press Releases
--
Imperas releases new RISC-V Processor Verification IP to drive RISC-V adoption forward with a flexible methodology for all SoC adopters
--
Silicon Labs selects Imperas RISC-V Reference Model for verification
---- More (113) ----
Views and Blogs
--
The Lost Art Of Processor Verification
--
RISC-V Verification Challenges Spread
---- More (66) ----
Industry Events
--
Imperas at 3rd Annual RISC-V Summit, December 8-10 2020
--
Imperas on OpenHW TV episode #5 - Update on Processor Verification, October 29 2020
---- More (88) ----