With a history based in EDA tools and background of SystemVerilog, the Imperas technology is now at the forefront of RISC-V processor verification.
This talk gives an overview of the Imperas solutions for RISC-V verification including examples of the methods used by customers and users on several projects.
The speaker is Larry Lapides of Imperas Software
This DVCon presentation can be viewed on YouTube here .