OVP Forums - A community of assistance, help, questions, and answers.
  FAQFAQ    SearchSearch      RegisterRegister  ProfileProfile    Log in to check your private messagesLog in to check your private messages    Log inLog in
Access to RISC-V versification with UVM

 
Post new topic   Reply to topic    Open Virtual Platforms Forum Index -> First time - readme
View previous topic :: View next topic  
Author Message
PiotrCzak



Joined: 03 Jun 2009
Posts: 16
Location: Poland

PostPosted: Thu Mar 19, 2020 1:29 am    Post subject: Access to RISC-V versification with UVM Reply with quote

Hi,

I've seen that you've announced first reference model with UVM encapsulation for RISC-V verification. However, I cannot find any more information about this on your webpage.
Could you provide me with some information and instructions.

Thank you,
Best Regards,
Piotr
Back to top
View user's profile Send private message Visit poster's website
AdminiStrator
Site Admin
Site Admin


Joined: 11 Feb 2008
Posts: 94

PostPosted: Wed Mar 25, 2020 8:21 am    Post subject: Reply with quote

Hi Piotr

We are making this SystemVerilog encapsulation of the OVP CPU models available as Examples/SystemVerilog in the next release of OVPsim.

This encapsulation allows step and compare hardware design verification comparing the Imperas reference models vs. RTL implementations and compares instructions, state, and asynchronous behavior.

Currently the new release is in beta test where we are ensuring it works with Cadence, Mentor, Synopsys and Metrics SystemVerilor UVM simulators.

So please keep checking for the new release.

Regards
Simon
Back to top
View user's profile Send private message Send e-mail
Moshe55



Joined: 15 Dec 2021
Posts: 1
Location: israel

PostPosted: Wed Dec 15, 2021 7:44 am    Post subject: Reply with quote

Hi,

Do you have any update to share with us?

Thanks!
Back to top
View user's profile Send private message
AdminiStrator
Site Admin
Site Admin


Joined: 11 Feb 2008
Posts: 94

PostPosted: Wed Dec 15, 2021 8:04 am    Post subject: OVP processor models in SystemVerilog UVM test benches Reply with quote

We have been working with the open source cores group https://www.openhwgroup.org/ since early 2019 on this and they are using Imperas OVP reference models of their cores in SystemVerilog UVM test benches with full async-lock-step-compare verification methodology - so you can visit there to see all the source etc of the encapsulation. The testbench is: https://github.com/openhwgroup/core-v-verif.

There are also many videos on the core-v-verif and Imperas reference models in SystemVerilog with UVM. Search for "riscv imperas openhw youtube"
This one is most recent: https://www.youtube.com/watch?v=SZGApzOGsFw

For OpenHW we provide a binary of the reference model.

We have not put the full encapsulation of the Imperas OVP cpu models in an OVP package for download from this OVPworld site - they are available as part of the Imperas professional packages - please contact Imperas.

thnx
Simon
Back to top
View user's profile Send private message Send e-mail
Display posts from previous:   
Post new topic   Reply to topic    Open Virtual Platforms Forum Index -> First time - readme All times are GMT - 8 Hours
Page 1 of 1

 
Jump to:  
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum


Information regarding OVP © 2008-2022 Imperas Software