OVP Forums - A community of assistance, help, questions, and answers.
|
View previous topic :: View next topic |
Author |
Message |
YasirQadri
Joined: 10 Jul 2008 Posts: 4 Location: UK
|
Posted: Fri Feb 13, 2009 10:02 am Post subject: Cache statististics |
|
|
Has the cache model been implemented in any of the processor models. If yes can we have a report of number of cache hits/miss out of it. |
|
Back to top |
|
 |
MatthewHall OVP Technologist

Joined: 26 Feb 2008 Posts: 84
|
Posted: Mon Feb 16, 2009 1:23 am Post subject: Yes and No. |
|
|
Yasir,
None of the processor models that I know of have a 'close-coupled' cache (that is, a cache which responds to the processor's cache-control instructions). However, OVPsim is shipped with a range of generic cache models and several example platforms which use them. All the cache models report their hits and misses at the end of simulation.
The cache models are in the OVPsim download in
ImperasLib/source/ovpworld.com/mmc
In the Examples directory, take a look at
Examples/Platforms/cascadedTransparentMMC
and
Examples/Platforms/transparentMMC |
|
Back to top |
|
 |
DuncGrah OVP Technologist

Joined: 27 Feb 2008 Posts: 1654 Location: United Kingdom
|
Posted: Fri Feb 20, 2009 12:34 am Post subject: |
|
|
Just to be clear, if you add one of the generic cache models (they can be added separately on instruction and data buses) you will be provided with the cache statistics you are looking for ie hits and misses. |
|
Back to top |
|
 |
AwaisYousaf
Joined: 02 Mar 2010 Posts: 63 Location: U-E-T Lahore, Pakistan
|
Posted: Mon Sep 20, 2010 10:37 pm Post subject: Default vs generic caches |
|
|
DuncGrah wrote: | Just to be clear, if you add one of the generic cache models (they can be added separately on instruction and data buses) you will be provided with the cache statistics you are looking for ie hits and misses. |
Can i get the cache statistics of default processor's 'close coupled' caches which responds to the processor's cache-control instructions. I don't want to use generic caches as modeled in examples in C:\Imperas\Examples\Platforms Waiting for any response.
Awais Yousaf |
|
Back to top |
|
 |
DuncGrah OVP Technologist

Joined: 27 Feb 2008 Posts: 1654 Location: United Kingdom
|
Posted: Tue Sep 21, 2010 1:20 am Post subject: |
|
|
In OVP the MMC can be used to provide a generic cache model but, as you point out, this does not take into account the cache instructions that may be used by a program to lock or flush cache lines or other such functions.
The processor model can be extended to include the cache or signal cache instructions execution. |
|
Back to top |
|
 |
|
|
You cannot post new topics in this forum You cannot reply to topics in this forum You cannot edit your posts in this forum You cannot delete your posts in this forum You cannot vote in polls in this forum
|
Information regarding OVP © 2008-2022 Imperas Software
|