OVP Forums - A community of assistance, help, questions, and answers.
  FAQFAQ    SearchSearch      RegisterRegister  ProfileProfile    Log in to check your private messagesLog in to check your private messages    Log inLog in
Cache and memory different latencies

 
Post new topic   Reply to topic    Open Virtual Platforms Forum Index -> Memories and Caches
View previous topic :: View next topic  
Author Message
MauroMercury



Joined: 12 Jul 2010
Posts: 2

PostPosted: Mon Nov 08, 2010 5:27 am    Post subject: Cache and memory different latencies Reply with quote

Hi,

modelling a memory hierarchy (for example cache L1, cache L2 and phisical memory), is there a way to model (and vary) latencies in clock cycles as well, in order to have different load access times?

Thank you.
Back to top
View user's profile Send private message
LeeMoore
OVP Technologist
OVP Technologist


Joined: 27 Feb 2008
Posts: 633

PostPosted: Mon Nov 08, 2010 9:25 am    Post subject: Reply with quote

Hi,

OVPsim is an instruction accurate simulator, not a cycle accurate simulator. It is possible to model the contents and tags of various caches, but not the performance issues associated with their operation.
In order to get cycle accurate performance measurements there are more issues to consider such as the processor pipeline, out of order accesses... etc

Thx
Lee Moore
Back to top
View user's profile Send private message
Display posts from previous:   
Post new topic   Reply to topic    Open Virtual Platforms Forum Index -> Memories and Caches All times are GMT - 8 Hours
Page 1 of 1

 
Jump to:  
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum


Information regarding OVP © 2008-2022 Imperas Software