---

OVP Peripheral Model: FreescaleVybridI2C

---

Model Specific Information

This page provides introductory usage information for an Imperas OVP peripheral behavioral model. The page is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.

Description

Model of the I2C peripheral used on the Freescale Vybrid platform

Limitations

Provides the base behaviour for the OVP Freescale Vybrid platforms

Reference

Development based on document number: VYBRIDRM Rev. 5, 07/2013

Licensing

Open Source Apache 2.0

Location

The VybridI2C peripheral model is located in an Imperas/OVP installation at the VLNV: freescale.ovpworld.org / peripheral / VybridI2C / 1.0.

---

Net Ports

This model has the following net ports:

Table : Net Ports

---

Bus Slave Ports

This model has the following bus slave ports:

Bus Slave Port: bport1

Table 1: Bus Slave Port: bport1

Table 2: Bus Slave Port: bport1 Registers:

---

Platforms that use this peripheral component

Peripheral components can be used in many different platforms, including those developed by Imperas or by other users of OVP. You can use this peripheral in your own platforms.

Table 3: Publicly available platforms using peripheral 'VybridI2C'