| Name | Type | Must Be Connected | Description |
|---|---|---|---|
| Reset | input | F (False) |
LIBRARY | COMPANIES | PLATFORMS | PROCESSORS | PERIPHERALS
FreescaleVybridQUADSPI
FreescalePeripherals
OVP Peripheral Model: FreescaleVybridQUADSPI
Model Specific Information
This page provides introductory usage information for an Imperas OVP peripheral behavioral model. The page is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.Description
Model of the QUADSPI peripheral used on the Freescale Vybrid platformLimitations
Provides the base behaviour for the OVP Freescale Vybrid platformsReference
Development based on document number: VYBRIDRM Rev. 5, 07/2013Licensing
Open Source Apache 2.0Location
The VybridQUADSPI peripheral model is located in an Imperas/OVP installation at the VLNV: freescale.ovpworld.org / peripheral / VybridQUADSPI / 1.0.Net Ports
This model has the following net ports:Table : Net Ports
Bus Slave Ports
This model has the following bus slave ports:Bus Slave Port: bport1
Table 1: Bus Slave Port: bport1
| Name | Size (bytes) | Must Be Connected | Description |
|---|---|---|---|
| bport1 | 0x1000 | F (False) |
Table 2: Bus Slave Port: bport1 Registers:
| Name | Offset | Width (bits) | Description | R/W | is Volatile |
|---|---|---|---|---|---|
| ab_MCR | 0x0 | 32 | Module Configuration Register, offset: 0x0 | ||
| ab_IPCR | 0x8 | 32 | IP Configuration Register, offset: 0x8 | ||
| ab_FLSHCR | 0xc | 32 | Flash Configuration Register, offset: 0xC | ||
| ab_BUF0CR | 0x10 | 32 | Buffer0 Configuration Register, offset: 0x10 | ||
| ab_BUF1CR | 0x14 | 32 | Buffer1 Configuration Register, offset: 0x14 | ||
| ab_BUF2CR | 0x18 | 32 | Buffer2 Configuration Register, offset: 0x18 | ||
| ab_BUF3CR | 0x1c | 32 | Buffer3 Configuration Register, offset: 0x1C | ||
| ab_BFGENCR | 0x20 | 32 | Buffer Generic Configuration Register, offset: 0x20 | ||
| ab_BUF0IND | 0x30 | 32 | Buffer0 Top Index Register, offset: 0x30 | ||
| ab_BUF1IND | 0x34 | 32 | Buffer1 Top Index Register, offset: 0x34 | ||
| ab_BUF2IND | 0x38 | 32 | Buffer2 Top Index Register, offset: 0x38 | ||
| ab_SFAR | 0x100 | 32 | Serial Flash Address Register, offset: 0x100 | ||
| ab_SMPR | 0x108 | 32 | Sampling Register, offset: 0x108 | ||
| ab_RBSR | 0x10c | 32 | RX Buffer Status Register, offset: 0x10C | ||
| ab_RBCT | 0x110 | 32 | RX Buffer Control Register, offset: 0x110 | ||
| ab_TBSR | 0x150 | 32 | TX Buffer Status Register, offset: 0x150 | ||
| ab_TBDR | 0x154 | 32 | TX Buffer Data Register, offset: 0x154 | ||
| ab_SR | 0x15c | 32 | Status Register, offset: 0x15C | ||
| ab_FR | 0x160 | 32 | Flag Register, offset: 0x160 | ||
| ab_RSER | 0x164 | 32 | Interrupt and DMA Request Select and Enable Register, offset: 0x164 | ||
| ab_SPNDST | 0x168 | 32 | Sequence Suspend Status Register, offset: 0x168 | ||
| ab_SPTRCLR | 0x16c | 32 | Sequence Pointer Clear Register, offset: 0x16C | ||
| ab_SFA1AD | 0x180 | 32 | Serial Flash A1 Top Address, offset: 0x180 | ||
| ab_SFA2AD | 0x184 | 32 | Serial Flash A2 Top Address, offset: 0x184 | ||
| ab_SFB1AD | 0x188 | 32 | Serial Flash B1Top Address, offset: 0x188 | ||
| ab_SFB2AD | 0x18c | 32 | Serial Flash B2Top Address, offset: 0x18C | ||
| ab_LUTKEY | 0x300 | 32 | LUT Key Register, offset: 0x300 | ||
| ab_LCKCR | 0x304 | 32 | LUT Lock Configuration Register, offset: 0x304 | ||
| ab_RBDR0 | 0x200 | 32 | RX Buffer DataRegister 0 offset base 0x200: array step: 0x4 | ||
| ab_RBDR1 | 0x204 | 32 | RX Buffer DataRegister 1 offset base 0x200: array step: 0x4 | ||
| ab_RBDR2 | 0x208 | 32 | RX Buffer DataRegister 2 offset base 0x200: array step: 0x4 | ||
| ab_RBDR3 | 0x20c | 32 | RX Buffer DataRegister 3 offset base 0x200: array step: 0x4 | ||
| ab_RBDR4 | 0x210 | 32 | RX Buffer DataRegister 4 offset base 0x200: array step: 0x4 | ||
| ab_RBDR5 | 0x214 | 32 | RX Buffer DataRegister 5 offset base 0x200: array step: 0x4 | ||
| ab_RBDR6 | 0x218 | 32 | RX Buffer DataRegister 6 offset base 0x200: array step: 0x4 | ||
| ab_RBDR7 | 0x21c | 32 | RX Buffer DataRegister 7 offset base 0x200: array step: 0x4 | ||
| ab_RBDR8 | 0x220 | 32 | RX Buffer DataRegister 8 offset base 0x200: array step: 0x4 | ||
| ab_RBDR9 | 0x224 | 32 | RX Buffer DataRegister 9 offset base 0x200: array step: 0x4 | ||
| ab_RBDR10 | 0x228 | 32 | RX Buffer DataRegister 10 offset base 0x200: array step: 0x4 | ||
| ab_RBDR11 | 0x22c | 32 | RX Buffer DataRegister 11 offset base 0x200: array step: 0x4 | ||
| ab_RBDR12 | 0x230 | 32 | RX Buffer DataRegister 12 offset base 0x200: array step: 0x4 | ||
| ab_RBDR13 | 0x234 | 32 | RX Buffer DataRegister 13 offset base 0x200: array step: 0x4 | ||
| ab_RBDR14 | 0x238 | 32 | RX Buffer DataRegister 14 offset base 0x200: array step: 0x4 | ||
| ab_RBDR15 | 0x23c | 32 | RX Buffer DataRegister 15 offset base 0x200: array step: 0x4 | ||
| ab_RBDR16 | 0x240 | 32 | RX Buffer DataRegister 16 offset base 0x200: array step: 0x4 | ||
| ab_RBDR17 | 0x244 | 32 | RX Buffer DataRegister 17 offset base 0x200: array step: 0x4 | ||
| ab_RBDR18 | 0x248 | 32 | RX Buffer DataRegister 18 offset base 0x200: array step: 0x4 | ||
| ab_RBDR19 | 0x24c | 32 | RX Buffer DataRegister 19 offset base 0x200: array step: 0x4 | ||
| ab_RBDR20 | 0x250 | 32 | RX Buffer DataRegister 20 offset base 0x200: array step: 0x4 | ||
| ab_RBDR21 | 0x254 | 32 | RX Buffer DataRegister 21 offset base 0x200: array step: 0x4 | ||
| ab_RBDR22 | 0x258 | 32 | RX Buffer DataRegister 22 offset base 0x200: array step: 0x4 | ||
| ab_RBDR23 | 0x25c | 32 | RX Buffer DataRegister 23 offset base 0x200: array step: 0x4 | ||
| ab_RBDR24 | 0x260 | 32 | RX Buffer DataRegister 24 offset base 0x200: array step: 0x4 | ||
| ab_RBDR25 | 0x264 | 32 | RX Buffer DataRegister 25 offset base 0x200: array step: 0x4 | ||
| ab_RBDR26 | 0x268 | 32 | RX Buffer DataRegister 26 offset base 0x200: array step: 0x4 | ||
| ab_RBDR27 | 0x26c | 32 | RX Buffer DataRegister 27 offset base 0x200: array step: 0x4 | ||
| ab_RBDR28 | 0x270 | 32 | RX Buffer DataRegister 28 offset base 0x200: array step: 0x4 | ||
| ab_RBDR29 | 0x274 | 32 | RX Buffer DataRegister 29 offset base 0x200: array step: 0x4 | ||
| ab_RBDR30 | 0x278 | 32 | RX Buffer DataRegister 30 offset base 0x200: array step: 0x4 | ||
| ab_RBDR31 | 0x27c | 32 | RX Buffer DataRegister 31 offset base 0x200: array step: 0x4 | ||
| ab_RBDR32 | 0x280 | 32 | RX Buffer DataRegister 32 offset base 0x200: array step: 0x4 | ||
| ab_RBDR33 | 0x284 | 32 | RX Buffer DataRegister 33 offset base 0x200: array step: 0x4 | ||
| ab_RBDR34 | 0x288 | 32 | RX Buffer DataRegister 34 offset base 0x200: array step: 0x4 | ||
| ab_RBDR35 | 0x28c | 32 | RX Buffer DataRegister 35 offset base 0x200: array step: 0x4 | ||
| ab_RBDR36 | 0x290 | 32 | RX Buffer DataRegister 36 offset base 0x200: array step: 0x4 | ||
| ab_RBDR37 | 0x294 | 32 | RX Buffer DataRegister 37 offset base 0x200: array step: 0x4 | ||
| ab_RBDR38 | 0x298 | 32 | RX Buffer DataRegister 38 offset base 0x200: array step: 0x4 | ||
| ab_RBDR39 | 0x29c | 32 | RX Buffer DataRegister 39 offset base 0x200: array step: 0x4 | ||
| ab_RBDR40 | 0x2a0 | 32 | RX Buffer DataRegister 40 offset base 0x200: array step: 0x4 | ||
| ab_RBDR41 | 0x2a4 | 32 | RX Buffer DataRegister 41 offset base 0x200: array step: 0x4 | ||
| ab_RBDR42 | 0x2a8 | 32 | RX Buffer DataRegister 42 offset base 0x200: array step: 0x4 | ||
| ab_RBDR43 | 0x2ac | 32 | RX Buffer DataRegister 43 offset base 0x200: array step: 0x4 | ||
| ab_RBDR44 | 0x2b0 | 32 | RX Buffer DataRegister 44 offset base 0x200: array step: 0x4 | ||
| ab_RBDR45 | 0x2b4 | 32 | RX Buffer DataRegister 45 offset base 0x200: array step: 0x4 | ||
| ab_RBDR46 | 0x2b8 | 32 | RX Buffer DataRegister 46 offset base 0x200: array step: 0x4 | ||
| ab_RBDR47 | 0x2bc | 32 | RX Buffer DataRegister 47 offset base 0x200: array step: 0x4 | ||
| ab_RBDR48 | 0x2c0 | 32 | RX Buffer DataRegister 48 offset base 0x200: array step: 0x4 | ||
| ab_RBDR49 | 0x2c4 | 32 | RX Buffer DataRegister 49 offset base 0x200: array step: 0x4 | ||
| ab_RBDR50 | 0x2c8 | 32 | RX Buffer DataRegister 50 offset base 0x200: array step: 0x4 | ||
| ab_RBDR51 | 0x2cc | 32 | RX Buffer DataRegister 51 offset base 0x200: array step: 0x4 | ||
| ab_RBDR52 | 0x2d0 | 32 | RX Buffer DataRegister 52 offset base 0x200: array step: 0x4 | ||
| ab_RBDR53 | 0x2d4 | 32 | RX Buffer DataRegister 53 offset base 0x200: array step: 0x4 | ||
| ab_RBDR54 | 0x2d8 | 32 | RX Buffer DataRegister 54 offset base 0x200: array step: 0x4 | ||
| ab_RBDR55 | 0x2dc | 32 | RX Buffer DataRegister 55 offset base 0x200: array step: 0x4 | ||
| ab_RBDR56 | 0x2e0 | 32 | RX Buffer DataRegister 56 offset base 0x200: array step: 0x4 | ||
| ab_RBDR57 | 0x2e4 | 32 | RX Buffer DataRegister 57 offset base 0x200: array step: 0x4 | ||
| ab_RBDR58 | 0x2e8 | 32 | RX Buffer DataRegister 58 offset base 0x200: array step: 0x4 | ||
| ab_RBDR59 | 0x2ec | 32 | RX Buffer DataRegister 59 offset base 0x200: array step: 0x4 | ||
| ab_RBDR60 | 0x2f0 | 32 | RX Buffer DataRegister 60 offset base 0x200: array step: 0x4 | ||
| ab_RBDR61 | 0x2f4 | 32 | RX Buffer DataRegister 61 offset base 0x200: array step: 0x4 | ||
| ab_RBDR62 | 0x2f8 | 32 | RX Buffer DataRegister 62 offset base 0x200: array step: 0x4 | ||
| ab_RBDR63 | 0x2fc | 32 | RX Buffer DataRegister 63 offset base 0x200: array step: 0x4 | ||
| ab_LUT0 | 0x310 | 32 | Look-up Table register 0, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT1 | 0x314 | 32 | Look-up Table register 1, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT2 | 0x318 | 32 | Look-up Table register 2, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT3 | 0x31c | 32 | Look-up Table register 3, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT4 | 0x320 | 32 | Look-up Table register 4, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT5 | 0x324 | 32 | Look-up Table register 5, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT6 | 0x328 | 32 | Look-up Table register 6, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT7 | 0x32c | 32 | Look-up Table register 7, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT8 | 0x330 | 32 | Look-up Table register 8, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT9 | 0x334 | 32 | Look-up Table register 9, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT10 | 0x338 | 32 | Look-up Table register 10, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT11 | 0x33c | 32 | Look-up Table register 11, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT12 | 0x340 | 32 | Look-up Table register 12, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT13 | 0x344 | 32 | Look-up Table register 13, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT14 | 0x348 | 32 | Look-up Table register 14, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT15 | 0x34c | 32 | Look-up Table register 15, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT16 | 0x350 | 32 | Look-up Table register 16, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT17 | 0x354 | 32 | Look-up Table register 17, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT18 | 0x358 | 32 | Look-up Table register 18, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT19 | 0x35c | 32 | Look-up Table register 19, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT20 | 0x360 | 32 | Look-up Table register 20, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT21 | 0x364 | 32 | Look-up Table register 21, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT22 | 0x368 | 32 | Look-up Table register 22, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT23 | 0x36c | 32 | Look-up Table register 23, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT24 | 0x370 | 32 | Look-up Table register 24, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT25 | 0x374 | 32 | Look-up Table register 25, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT26 | 0x378 | 32 | Look-up Table register 26, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT27 | 0x37c | 32 | Look-up Table register 27, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT28 | 0x380 | 32 | Look-up Table register 28, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT29 | 0x384 | 32 | Look-up Table register 29, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT30 | 0x388 | 32 | Look-up Table register 30, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT31 | 0x38c | 32 | Look-up Table register 31, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT32 | 0x390 | 32 | Look-up Table register 32, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT33 | 0x394 | 32 | Look-up Table register 33, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT34 | 0x398 | 32 | Look-up Table register 34, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT35 | 0x39c | 32 | Look-up Table register 35, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT36 | 0x3a0 | 32 | Look-up Table register 36, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT37 | 0x3a4 | 32 | Look-up Table register 37, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT38 | 0x3a8 | 32 | Look-up Table register 38, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT39 | 0x3ac | 32 | Look-up Table register 39, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT40 | 0x3b0 | 32 | Look-up Table register 40, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT41 | 0x3b4 | 32 | Look-up Table register 41, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT42 | 0x3b8 | 32 | Look-up Table register 42, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT43 | 0x3bc | 32 | Look-up Table register 43, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT44 | 0x3c0 | 32 | Look-up Table register 44, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT45 | 0x3c4 | 32 | Look-up Table register 45, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT46 | 0x3c8 | 32 | Look-up Table register 46, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT47 | 0x3cc | 32 | Look-up Table register 47, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT48 | 0x3d0 | 32 | Look-up Table register 48, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT49 | 0x3d4 | 32 | Look-up Table register 49, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT50 | 0x3d8 | 32 | Look-up Table register 50, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT51 | 0x3dc | 32 | Look-up Table register 51, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT52 | 0x3e0 | 32 | Look-up Table register 52, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT53 | 0x3e4 | 32 | Look-up Table register 53, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT54 | 0x3e8 | 32 | Look-up Table register 54, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT55 | 0x3ec | 32 | Look-up Table register 55, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT56 | 0x3f0 | 32 | Look-up Table register 56, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT57 | 0x3f4 | 32 | Look-up Table register 57, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT58 | 0x3f8 | 32 | Look-up Table register 58, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT59 | 0x3fc | 32 | Look-up Table register 59, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT60 | 0x400 | 32 | Look-up Table register 60, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT61 | 0x404 | 32 | Look-up Table register 61, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT62 | 0x408 | 32 | Look-up Table register 62, array offset base 0x310: , array step: 0x4 | ||
| ab_LUT63 | 0x40c | 32 | Look-up Table register 63, array offset base 0x310: , array step: 0x4 |
Platforms that use this peripheral component
Peripheral components can be used in many different platforms, including those developed by Imperas or by other users of OVP. You can use this peripheral in your own platforms.Table 3: Publicly available platforms using peripheral 'VybridQUADSPI'
| Platform Name | Vendor |
|---|---|
| FreescaleVybridVFxx | freescale.ovpworld.org |
FreescalePeripherals
Page was generated in 0.0400 seconds