---

OVP Peripheral Model: Intel8259A

---

Model Specific Information

This page provides introductory usage information for an Imperas OVP peripheral behavioral model. The page is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.

Licensing

Open Source Apache 2.0

Description

Intel 8259A Programmable Interrupt Controller (PIT).

Limitations

This model has sufficient functionality to allow a Linux Kernel to Boot on the MIPS:MALTA platform.

Reference

Intel 8259A Datasheet. MIPS Malta Platform Reference Guide.

Location

The 8259A peripheral model is located in an Imperas/OVP installation at the VLNV: intel.ovpworld.org / peripheral / 8259A / 1.0.

---

Peripheral Instance Parameters

This model accepts the following parameters:

Table : Peripheral Parameters

---

Net Ports

This model has the following net ports:

Table 1: Net Ports

---

Bus Master Ports

This model has the following bus master ports:

Bus Master Port: cascade

Table 2: cascade

---

Bus Slave Ports

This model has the following bus slave ports:

Bus Slave Port: io

Table 3: Bus Slave Port: io

Table 4: Bus Slave Port: io Registers:

Bus Slave Port: PCIackS

Table 5: Bus Slave Port: PCIackS

Table 6: Bus Slave Port: PCIackS Registers:

Bus Slave Port: elcr

Table 7: Bus Slave Port: elcr

No address blocks have been defined for this slave port.

---

Platforms that use this peripheral component

Peripheral components can be used in many different platforms, including those developed by Imperas or by other users of OVP. You can use this peripheral in your own platforms.

Table 8: Publicly available platforms using peripheral '8259A'