---

OVP Peripheral Model: Mips16450C

---

Model Specific Information

This page provides introductory usage information for an Imperas OVP peripheral behavioral model. The page is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.

Licensing

Open Source Apache 2.0

Description

Model of 16550/16450 UART.

Special version with register addresses for MIPS MALTA C-BUS.

Connects to a bus by a slave port and optionally to a processor by an interrupt signal.

The serial input/output ports are modelled by socket connection which must be attached to a process outside the simulation environment.

Note that on start:up, the UART model will block the simulator, pending a connection to the socket.

Limitations

No modelling of baud:rate.

No modem support (DTR etc).

No support for parity.

No means to simulate errors.

Reference

MIPS Malta Datasheet

Location

The 16450C peripheral model is located in an Imperas/OVP installation at the VLNV: mips.ovpworld.org / peripheral / 16450C / 1.0.

---

Peripheral Instance Parameters

This model accepts the following parameters:

Table : Peripheral Parameters

---

Net Ports

This model has the following net ports:

Table 1: Net Ports

---

Bus Slave Ports

This model has the following bus slave ports:

Bus Slave Port: bport1

Table 2: Bus Slave Port: bport1

Table 3: Bus Slave Port: bport1 Registers:

---

Platforms that use this peripheral component

Peripheral components can be used in many different platforms, including those developed by Imperas or by other users of OVP. You can use this peripheral in your own platforms.

Table 4: Publicly available platforms using peripheral '16450C'