OVP Virtual Platform: S51CC
This page provides detailed information about the OVP Virtual Platform Model of the
sifive.ovpworld.org S51CC platform.
Licensing
Open Source Apache 2.0
Description
SiFive S51 (aka E51) Core Complex module.
To run a bare metal application use the --program command line option to specify an elf file to be loaded. It must be linked to use addresses corresponding to the implemented memory regions. The --program option will override the initial pc with the ELF file's start address.
Reference
SiFive S51 Core Complex Manual v19.02 (Downloaded from: https://www.sifive.com/documentation)
Limitations
Caches are not modeled.
The Instruction Tightly Integrated Memory (ITIM) is implemented simply as RAM. Deallocation by writing to the byte immediately following the memory is a NOP.
The Safe Zero Address area at address 0x0 is implemented as normal RAM, so is not guaranteed to always read as 0.
Location
The S51CC virtual platform is located in an Imperas/OVP installation at the VLNV: sifive.ovpworld.org / module / S51CC / 1.0.
Platform Summary
Table : Components in platform
Platform Simulation Attributes
Table 1: Platform Simulation Attributes
Attribute | Value | Description |
---|
stoponctrlc | stoponctrlc | Stop on control-C |
External Ports for Module S51CC
Table 2: External Ports
Port Type | Port Name | Internal Connection |
---|
busport | systemPort | bus0 |
netport | gi1 | gi1 |
netport | gi2 | gi2 |
netport | gi3 | gi3 |
netport | gi4 | gi4 |
netport | gi5 | gi5 |
netport | gi6 | gi6 |
netport | gi7 | gi7 |
netport | gi8 | gi8 |
netport | gi9 | gi9 |
netport | gi10 | gi10 |
netport | gi11 | gi11 |
netport | gi12 | gi12 |
netport | gi13 | gi13 |
netport | gi14 | gi14 |
netport | gi15 | gi15 |
netport | gi16 | gi16 |
netport | gi17 | gi17 |
netport | gi18 | gi18 |
netport | gi19 | gi19 |
netport | gi20 | gi20 |
netport | gi21 | gi21 |
netport | gi22 | gi22 |
netport | gi23 | gi23 |
netport | gi24 | gi24 |
netport | gi25 | gi25 |
netport | gi26 | gi26 |
netport | gi27 | gi27 |
netport | gi28 | gi28 |
netport | gi29 | gi29 |
netport | gi30 | gi30 |
netport | gi31 | gi31 |
netport | gi32 | gi32 |
netport | gi33 | gi33 |
netport | gi34 | gi34 |
netport | gi35 | gi35 |
netport | gi36 | gi36 |
netport | gi37 | gi37 |
netport | gi38 | gi38 |
netport | gi39 | gi39 |
netport | gi40 | gi40 |
netport | gi41 | gi41 |
netport | gi42 | gi42 |
netport | gi43 | gi43 |
netport | gi44 | gi44 |
netport | gi45 | gi45 |
netport | gi46 | gi46 |
netport | gi47 | gi47 |
netport | gi48 | gi48 |
netport | gi49 | gi49 |
netport | gi50 | gi50 |
netport | gi51 | gi51 |
netport | gi52 | gi52 |
netport | gi53 | gi53 |
netport | gi54 | gi54 |
netport | gi55 | gi55 |
netport | gi56 | gi56 |
netport | gi57 | gi57 |
netport | gi58 | gi58 |
netport | gi59 | gi59 |
netport | gi60 | gi60 |
netport | gi61 | gi61 |
netport | gi62 | gi62 |
netport | gi63 | gi63 |
netport | gi64 | gi64 |
netport | gi65 | gi65 |
netport | gi66 | gi66 |
netport | gi67 | gi67 |
netport | gi68 | gi68 |
netport | gi69 | gi69 |
netport | gi70 | gi70 |
netport | gi71 | gi71 |
netport | gi72 | gi72 |
netport | gi73 | gi73 |
netport | gi74 | gi74 |
netport | gi75 | gi75 |
netport | gi76 | gi76 |
netport | gi77 | gi77 |
netport | gi78 | gi78 |
netport | gi79 | gi79 |
netport | gi80 | gi80 |
netport | gi81 | gi81 |
netport | gi82 | gi82 |
netport | gi83 | gi83 |
netport | gi84 | gi84 |
netport | gi85 | gi85 |
netport | gi86 | gi86 |
netport | gi87 | gi87 |
netport | gi88 | gi88 |
netport | gi89 | gi89 |
netport | gi90 | gi90 |
netport | gi91 | gi91 |
netport | gi92 | gi92 |
netport | gi93 | gi93 |
netport | gi94 | gi94 |
netport | gi95 | gi95 |
netport | gi96 | gi96 |
netport | gi97 | gi97 |
netport | gi98 | gi98 |
netport | gi99 | gi99 |
netport | gi100 | gi100 |
netport | gi101 | gi101 |
netport | gi102 | gi102 |
netport | gi103 | gi103 |
netport | gi104 | gi104 |
netport | gi105 | gi105 |
netport | gi106 | gi106 |
netport | gi107 | gi107 |
netport | gi108 | gi108 |
netport | gi109 | gi109 |
netport | gi110 | gi110 |
netport | gi111 | gi111 |
netport | gi112 | gi112 |
netport | gi113 | gi113 |
netport | gi114 | gi114 |
netport | gi115 | gi115 |
netport | gi116 | gi116 |
netport | gi117 | gi117 |
netport | gi118 | gi118 |
netport | gi119 | gi119 |
netport | gi120 | gi120 |
netport | gi121 | gi121 |
netport | gi122 | gi122 |
netport | gi123 | gi123 |
netport | gi124 | gi124 |
netport | gi125 | gi125 |
netport | gi126 | gi126 |
netport | gi127 | gi127 |
netport | li0 | LocalInterrupt0 |
netport | li1 | LocalInterrupt1 |
netport | li2 | LocalInterrupt2 |
netport | li3 | LocalInterrupt3 |
netport | li4 | LocalInterrupt4 |
netport | li5 | LocalInterrupt5 |
netport | li6 | LocalInterrupt6 |
netport | li7 | LocalInterrupt7 |
netport | li8 | LocalInterrupt8 |
netport | li9 | LocalInterrupt9 |
netport | li10 | LocalInterrupt10 |
netport | li11 | LocalInterrupt11 |
netport | li12 | LocalInterrupt12 |
netport | li13 | LocalInterrupt13 |
netport | li14 | LocalInterrupt14 |
netport | li15 | LocalInterrupt15 |
netport | resetPort | resetNet |
Processor [sifive.ovpworld.org/processor/riscv/1.0] instance: S51
Processor model type: 'riscv' variant 'S51' definition
Imperas OVP processor models support multiple variants and details of the variants implemented in this model can be found in:
- the Imperas installation located at ImperasLib/source/sifive.ovpworld.org/processor/riscv/1.0/doc
- the OVP website:
OVP_Model_Specific_Information_sifive_riscv_S51.pdfDescription
RISC-V S51 64-bit processor model
Licensing
This Model is released under the Open Source Apache 2.0
Extensions Enabled by Default
The model has the following architectural extensions enabled, and the corresponding bits in the misa CSR Extensions field will be set upon reset:
misa bit 0: extension A (atomic instructions)
misa bit 2: extension C (compressed instructions)
misa bit 8: RV32I/RV64I/RV128I base integer instruction set
misa bit 12: extension M (integer multiply/divide instructions)
misa bit 20: extension U (User mode)
To specify features that can be dynamically enabled or disabled by writes to the misa register in addition to those listed above, use parameter "add_Extensions_mask". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension can be enabled or disabled by writes to the misa register, if supported on this variant. Parameter "sub_Extensions_mask" can be used to disable dynamic update of features in the same way.
Legacy parameter "misa_Extensions_mask" can also be used. This Uns32-valued parameter specifies all writable bits in the misa Extensions field, replacing any permitted bits defined in the base variant.
Note that any features that are indicated as present in the misa mask but absent in the misa will be ignored. See the next section.
Enabling Other Extensions
The following extensions are supported by the model, but not enabled by default in this variant:
misa bit 3: extension D (double-precision floating point)
misa bit 5: extension F (single-precision floating point)
To add features from this list to the visible set in the misa register, use parameter "add_Extensions". This is a string containing identification letters of features to enable; for example, value "DV" indicates that double-precision floating point and the Vector Extension should be enabled, if they are currently absent and are available on this variant.
Legacy parameter "misa_Extensions" can also be used. This Uns32-valued parameter specifies the reset value for the misa CSR Extensions field, replacing any permitted bits defined in the base variant.
To add features from this list to the implicitly-enabled set (not visible in the misa register), use parameter "add_implicit_Extensions". This is a string parameter in the same format as the "add_Extensions" parameter described above.
Disabling Extensions
The following extensions are enabled by default in the model and can be disabled:
misa bit 0: extension A (atomic instructions)
misa bit 12: extension M (integer multiply/divide instructions)
misa bit 20: extension U (User mode)
To disable features that are enabled by default, use parameter "sub_Extensions". This is a string containing identification letters of features to disable; for example, value "DF" indicates that double-precision and single-precision floating point extensions should be disabled, if they are enabled by default on this variant.
To remove features from this list from the implicitly-enabled set (not visible in the misa register), use parameter "sub_implicit_Extensions". This is a string parameter in the same format as the "sub_Extensions" parameter described above.
Multicore Features
This is a multicore variant with 1 harts by default. The number of harts may be overridden with the "numHarts" parameter.
mtvec CSR
On this variant, the Machine trap-vector base-address register (mtvec) is writable. It can instead be configured as read-only using parameter "mtvec_is_ro".
Values written to "mtvec" are masked using the value 0x3ffffffffd. A different mask of writable bits may be specified using parameter "mtvec_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec_align" may be used to specify additional hardware-enforced base address alignment. In this variant, "tvec_align" defaults to 64.
If parameter "mtvec_sext" is True, values written to "mtvec" are sign-extended from the most-significant writable bit. In this variant, "mtvec_sext" is False, indicating that "mtvec" is not sign-extended.
The initial value of "mtvec" is 0x0. A different value may be specified using parameter "mtvec" if required.
Reset
On reset, the model will restart at address 0x0. A different reset address may be specified using parameter "reset_address" or applied using optional input port "reset_addr" if required.
NMI
On an NMI, the model will restart at address 0x0; a different NMI address may be specified using parameter "nmi_address" or applied using optional input port "nmi_addr" if required. The cause reported on an NMI is 0x2 by default; a different cause may be specified using parameter "ecode_nmi" or applied using optional input port "nmi_cause" if required.
If parameter "rnmi_version" is not "none", resumable NMIs are supported, managed by additional CSRs "mnscratch", "mnepc", "mncause" and "mnstatus", following the indicated version of the Resumable NMI extension proposal. In this variant, "rnmi_version" is "0.2.1".
The NMI input is level-sensitive. To instead specify that the NMI input is latched on the rising edge of the NMI signal, set parameter "nmi_is_latched" to True.
WFI
WFI will halt the processor until an interrupt occurs. It can instead be configured as a NOP using parameter "wfi_is_nop". WFI timeout wait is implemented with a time limit of 0 (i.e. WFI causes an Illegal Instruction trap in Supervisor mode when mstatus.TW=1).
cycle CSR
The "cycle" CSR is implemented in this variant. Set parameter "cycle_undefined" to True to instead specify that "cycle" is unimplemented and accesses should cause Illegal Instruction traps.
instret CSR
The "instret" CSR is implemented in this variant. Set parameter "instret_undefined" to True to instead specify that "instret" is unimplemented and accesses should cause Illegal Instruction traps.
hpmcounter CSR
The "hpmcounter" CSRs are implemented in this variant. Set parameter "hpmcounter_undefined" to True to instead specify that "hpmcounter" CSRs are unimplemented and accesses should cause Illegal Instruction traps.
time CSR
The "time" CSR is not implemented in this variant and reads of it will cause Illegal Instruction traps. Set parameter "time_undefined" to False to instead specify that "time" is implemented.
mcycle CSR
The "mcycle" CSR is implemented in this variant. Set parameter "mcycle_undefined" to True to instead specify that "mcycle" is unimplemented and accesses should cause Illegal Instruction traps.
minstret CSR
The "minstret" CSR is implemented in this variant. Set parameter "minstret_undefined" to True to instead specify that "minstret" is unimplemented and accesses should cause Illegal Instruction traps.
mhpmcounter CSR
The "mhpmcounter" CSRs are implemented in this variant. Set parameter "mhpmcounter_undefined" to True to instead specify that "mhpmcounter" CSRs are unimplemented and accesses should cause Illegal Instruction traps.
Unaligned Accesses
Unaligned memory accesses are not supported by this variant. Set parameter "unaligned" to "T" to enable such accesses.
Unaligned memory accesses are not supported for AMO instructions by this variant. Set parameter "unalignedAMO" to "T" to enable such accesses.
Address misaligned exceptions are higher priority than page fault or access fault exceptions on this variant. Set parameter "unaligned_low_pri" to "T" to specify that they are lower priority instead.
PMP
8 PMP entries are implemented by this variant. Use parameter "PMP_registers" to specify a different number of PMP entries; set the parameter to 0 to disable the PMP unit. The PMP grain size (G) is 0, meaning that PMP regions as small as 4 bytes are implemented. Use parameter "PMP_grain" to specify a different grain size if required. Unaligned PMP accesses are not decomposed into separate aligned accesses; use parameter "PMP_decompose" to modify this behavior if required. Parameters to change the write masks for the PMP CSRs are not enabled; use parameter "PMP_maskparams" to modify this behavior if required. Parameters to change the reset values for the PMP CSRs are not enabled; use parameter "PMP_initialparams" to modify this behavior if required
Accesses to unimplemented PMP registers are write-ignored and read as zero on this variant. Set parameter "PMP_undefined" to True to indicate that such accesses should cause Illegal Instruction exceptions instead.
LR/SC Granule
LR/SC instructions are implemented with a 64-byte reservation granule. A different granule size may be specified using parameter "lr_sc_grain".
Compressed Extension
Standard compressed instructions are present in this variant. Legacy compressed extension features may also be configured using parameters described below. Use parameter "commpress_version" to enable more recent compressed extension features if required.
Parameter Zcea_version is used to specify the version of Zcea instructions present. By default, Zcea_version is set to "none" in this variant. Updates to this parameter require a commercial product license.
Parameter Zceb_version is used to specify the version of Zceb instructions present. By default, Zceb_version is set to "none" in this variant. Updates to this parameter require a commercial product license.
Parameter Zcee_version is used to specify the version of Zcee instructions present. By default, Zcee_version is set to "none" in this variant. Updates to this parameter require a commercial product license.
Privileged Architecture
This variant implements the Privileged Architecture with version specified in the References section of this document. Note that parameter "priv_version" can be used to select the required architecture version; see the following sections for detailed information about differences between each supported version.
Legacy Version 1.10
1.10 version of May 7 2017.
Version 20190608
Stable 1.11 version of June 8 2019, with these changes compared to version 1.10:
- mcountinhibit CSR defined;
- pages are never executable in Supervisor mode if page table entry U bit is 1;
- mstatus.TW is writable if any lower-level privilege mode is implemented (previously, it was just if Supervisor mode was implemented);
Version 20211203
1.12 draft version of December 3 2021, with these changes compared to version 20190608:
- mstatush, mseccfg, mseccfgh, menvcfg, menvcfgh, senvcfg, henvcfg, henvcfgh and mconfigptr CSRs defined;
- xret instructions clear mstatus.MPRV when leaving Machine mode if new mode is less privileged than M-mode;
- maximum number of PMP registers increased to 64;
- data endian is now configurable.
Version 1.12
Official 1.12 version, identical to 20211203.
Version master
Unstable master version, currently identical to 1.12.
Unprivileged Architecture
This variant implements the Unprivileged Architecture with version specified in the References section of this document. Note that parameter "user_version" can be used to select the required architecture version; see the following sections for detailed information about differences between each supported version.
Legacy Version 2.2
2.2 version of May 7 2017.
Version 20191213
Stable 20191213-Base-Ratified version of December 13 2019, with these changes compared to version 2.2:
- floating point fmin/fmax instruction behavior modified to comply with IEEE 754-201x.
- numerous other optional behaviors can be separately enabled using Z-prefixed parameters.
Other Extensions
Other extensions that can be configured are described in this section.
Zmmul
Parameter "Zmmul" is 0 on this variant, meaning that all multiply and divide instructions are implemented. if "Zmmul" is set to 1 then multiply instructions are implemented but divide and remainder instructions are not implemented.
Zicsr
Parameter "Zicsr" is 1 on this variant, meaning that standard CSRs and CSR access instructions are implemented. if "Zicsr" is set to 0 then standard CSRs and CSR access instructions are not implemented and an alternative scheme must be provided as a processor extension.
Zifencei
Parameter "Zifencei" is 1 on this variant, meaning that the fence.i instruction is implemented (but treated as a NOP by the model). if "Zifencei" is set to 0 then the fence.i instruction is not implemented.
Zicbom
Parameter "Zicbom" is 0 on this variant, meaning that code block management instructions are undefined. if "Zicbom" is set to 1 then code block management instructions cbo.clean, cbo.flush and cbo.inval are defined.
If Zicbom is present, the cache block size is given by parameter "cmomp_bytes". The instructions may cause traps if used illegally but otherwise are NOPs in this model.
Zicbop
Parameter "Zicbop" is 0 on this variant, meaning that prefetch instructions are undefined. if "Zicbop" is set to 1 then prefetch instructions prefetch.i, prefetch.r and prefetch.w are defined (but behave as NOPs in this model).
Zicboz
Parameter "Zicboz" is 0 on this variant, meaning that the cbo.zero instruction is undefined. if "Zicboz" is set to 1 then the cbo.zero instruction is defined.
If Zicboz is present, the cache block size is given by parameter "cmoz_bytes".
Smstateen
Parameter "Smstateen" is 0 on this variant, meaning that state enable CSRs are undefined. if "Smstateen" is set to 1 then state enable CSRs are defined.
Within the state enable CSRs, only bit 1 (for Zfinx), bit 57 (for xcontext CSR access), bit 62 (for xenvcfg CSR access) and bit 63 (for lower-level state enable CSR access) are currently implemented.
Load-Reserved/Store-Conditional Locking
By default, LR/SC locking is implemented automatically by the model and simulator, with a reservation granule defined by the "lr_sc_grain" parameter. It is also possible to implement locking externally to the model in a platform component, using the "LR_address", "SC_address" and "SC_valid" net ports, as described below.
The "LR_address" output net port is written by the model with the address used by a load-reserved instruction as it executes. This port should be connected as an input to the external lock management component, which should record the address, and also that an LR/SC transaction is active.
The "SC_address" output net port is written by the model with the address used by a store-conditional instruction as it executes. This should be connected as an input to the external lock management component, which should compare the address with the previously-recorded load-reserved address, and determine from this (and other implementation-specific constraints) whether the store should succeed. It should then immediately write the Boolean success/fail code to the "SC_valid" input net port of the model. Finally, it should update state to indicate that an LR/SC transaction is no longer active.
It is also possible to write zero to the "SC_valid" input net port at any time outside the context of a store-conditional instruction, which will mark any active LR/SC transaction as invalid.
Irrespective of whether LR/SC locking is implemented internally or externally, taking any exception or interrupt or executing exception-return instructions (e.g. MRET) will always mark any active LR/SC transaction as invalid.
Parameter "amo_aborts_lr_sc" is used to specify whether AMO operations abort any active LR/SC pair. In this variant, "amo_aborts_lr_sc" is 0.
Active Atomic Operation Indication
The "AMO_active" output net port is written by the model with a code indicating any current atomic memory operation while the instruction is active. The written codes are:
0: no atomic instruction active
1: AMOMIN active
2: AMOMAX active
3: AMOMINU active
4: AMOMAXU active
5: AMOADD active
6: AMOXOR active
7: AMOOR active
8: AMOAND active
9: AMOSWAP active
10: LR active
11: SC active
Interrupts
The "reset" port is an active-high reset input. The processor is halted when "reset" goes high and resumes execution from the reset address specified using the "reset_address" parameter or "reset_addr" port when the signal goes low. The "mcause" register is cleared to zero.
The "nmi" port is an active-high NMI input. The processor resumes execution from the address specified using the "nmi_address" parameter or "nmi_addr" port when the NMI signal goes high. The "mcause" register is cleared to zero.
All other interrupt ports are active high. For each implemented privileged execution level, there are by default input ports for software interrupt, timer interrupt and external interrupt; for example, for Machine mode, these are called "MSWInterrupt", "MTimerInterrupt" and "MExternalInterrupt", respectively. When the N extension is implemented, ports are also present for User mode. Parameter "unimp_int_mask" allows the default behavior to be changed to exclude certain interrupt ports. The parameter value is a mask in the same format as the "mip" CSR; any interrupt corresponding to a non-zero bit in this mask will be removed from the processor and read as zero in "mip", "mie" and "mideleg" CSRs (and Supervisor and User mode equivalents if implemented).
Parameter "external_int_id" can be used to enable extra interrupt ID input ports on each hart. If the parameter is True then when an external interrupt is applied the value on the ID port is sampled and used to fill the Exception Code field in the "mcause" CSR (or the equivalent CSR for other execution levels). For Machine mode, the extra interrupt ID port is called "MExternalInterruptID".
The "deferint" port is an active-high artifact input that, when written to 1, prevents any pending-and-enabled interrupt being taken (normally, such an interrupt would be taken on the next instruction after it becomes pending-and-enabled). The purpose of this signal is to enable alignment with hardware models in step-and-compare usage.
Debug Mode
The model can be configured to implement Debug mode using parameter "debug_mode". This implements features described in Chapter 4 of the RISC-V External Debug Support specification with version specified by parameter "debug_version" (see References). Some aspects of this mode are not defined in the specification because they are implementation-specific; the model provides infrastructure to allow implementation of a Debug Module using a custom harness. Features added are described below.
Parameter "debug_mode" can be used to specify three different behaviors, as follows:
1. If set to value "vector", then operations that would cause entry to Debug mode result in the processor jumping to the address specified by the "debug_address" parameter. It will execute at this address, in Debug mode, until a "dret" instruction causes return to non-Debug mode. Any exception generated during this execution will cause a jump to the address specified by the "dexc_address" parameter.
2. If set to value "interrupt", then operations that would cause entry to Debug mode result in the processor simulation call (e.g. opProcessorSimulate) returning, with a stop reason of OP_SR_INTERRUPT. In this usage scenario, the Debug Module is implemented in the simulation harness.
3. If set to value "halt", then operations that would cause entry to Debug mode result in the processor halting. Depending on the simulation environment, this might cause a return from the simulation call with a stop reason of OP_SR_HALT, or debug mode might be implemented by another platform component which then restarts the debugged processor again.
Debug State Entry
The specification does not define how Debug mode is implemented. In this model, Debug mode is enabled by a Boolean pseudo-register, "DM". When "DM" is True, the processor is in Debug mode. When "DM" is False, mode is defined by "mstatus" in the usual way.
Entry to Debug mode can be performed in any of these ways:
1. By writing True to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate), dcsr cause will be reported as trigger;
2. By writing a 1 then 0 to net "haltreq" (using opNetWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
3. By writing a 1 to net "resethaltreq" (using opNetWrite) while the "reset" signal undergoes a negedge transition, followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
4. By executing an "ebreak" instruction when Debug mode entry for the current processor mode is enabled by dcsr.ebreakm, dcsr.ebreaks or dcsr.ebreaku.
In all cases, the processor will save required state in "dpc" and "dcsr" and then perform actions described above, depending in the value of the "debug_mode" parameter.
Debug State Exit
Exit from Debug mode can be performed in any of these ways:
1. By writing False to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
2. By executing an "dret" instruction when Debug mode.
In both cases, the processor will perform the steps described in section 4.6 (Resume) of the Debug specification.
Debug Registers
When Debug mode is enabled, registers "dcsr", "dpc", "dscratch0" and "dscratch1" are implemented as described in the specification. These may be manipulated externally by a Debug Module using opProcessorRegRead or opProcessorRegWrite; for example, the Debug Module could write "dcsr" to enable "ebreak" instruction behavior as described above, or read and write "dpc" to emulate stepping over an "ebreak" instruction prior to resumption from Debug mode.
Debug Mode Execution
The specification allows execution of code fragments in Debug mode. A Debug Module implementation can cause execution in Debug mode by the following steps:
1. Write the address of a Program Buffer to the program counter using opProcessorPCSet;
2. If "debug_mode" is set to "halt", write 0 to pseudo-register "DMStall" (to leave halted state);
3. If entry to Debug mode was handled by exiting the simulation callback, call opProcessorSimulate or opRootModuleSimulate to resume simulation.
Debug mode will be re-entered in these cases:
1. By execution of an "ebreak" instruction; or:
2. By execution of an instruction that causes an exception.
In both cases, the processor will either jump to the debug exception address, or return control immediately to the harness, with stopReason of OP_SR_INTERRUPT, or perform a halt, depending on the value of the "debug_mode" parameter.
Debug Single Step
When in Debug mode, the processor or harness can cause a single instruction to be executed on return from that mode by setting dcsr.step. After one non-Debug-mode instruction has been executed, control will be returned to the harness. The processor will remain in single-step mode until dcsr.step is cleared.
Debug Event Priorities
The model supports two different models for determining which debug exception occurs when multiple debug events are pending:
1: original mode (when parameter "debug_priority"="original");
2: modified mode, as described in Debug Specification pull request 693 (when parameter "debug_priority"="PR693"). This mode resolves some anomalous behavior of the original specification.
Debug Ports
Port "DM" is an output signal that indicates whether the processor is in Debug mode
Port "haltreq" is a rising-edge-triggered signal that triggers entry to Debug mode (see above).
Port "resethaltreq" is a level-sensitive signal that triggers entry to Debug mode after reset (see above).
Debug Mask
It is possible to enable model debug messages in various categories. This can be done statically using the "debugflags" parameter, or dynamically using the "debugflags" command. Enabled messages are specified using a bitmask value, as follows:
Value 0x002: enable debugging of PMP and virtual memory state;
Value 0x004: enable debugging of interrupt state.
All other bits in the debug bitmask are reserved and must not be set to non-zero values.
Integration Support
This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.
CSR Register External Implementation
If parameter "enable_CSR_bus" is True, an artifact 16-bit bus "CSR" is enabled. Slave callbacks installed on this bus can be used to implement modified CSR behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). A CSR with index 0xABC is mapped on the bus at address 0xABC0; as a concrete example, implementing CSR "time" (number 0xC01) externally requires installation of callbacks at address 0xC010 on the CSR bus.
LR/SC Active Address
Artifact register "LRSCAddress" shows the active LR/SC lock address. The register holds all-ones if there is no LR/SC operation active or if LR/SC locking is implemented externally as described above.
Limitations
Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. fence.i) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.
Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous. Data barrier instructions (e.g. fence) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.
Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle.
Hardware Performance Monitor registers are not implemented and hardwired to zero.
Verification
All instructions have been extensively tested by Imperas, using tests generated specifically for this model and also reference tests from https://github.com/riscv/riscv-tests.
Also reference tests have been used from various sources including:
https://github.com/riscv/riscv-tests
https://github.com/ucb-bar/riscv-torture
The Imperas OVPsim RISC-V models are used in the RISC-V Foundation Compliance Framework as a functional Golden Reference:
https://github.com/riscv/riscv-compliance
where the simulated model is used to provide the reference signatures for compliance testing. The Imperas OVPsim RISC-V models are used as reference in both open source and commercial instruction stream test generators for hardware design verification, for example:
http://valtrix.in/sting from Valtrix
https://github.com/google/riscv-dv from Google
The Imperas OVPsim RISC-V models are also used by commercial and open source RISC-V Core RTL developers as a reference to ensure correct functionality of their IP.
References
The Model details are based upon the following specifications:
RISC-V Instruction Set Manual, Volume I: User-Level ISA (User Architecture Version 20191213)
RISC-V Instruction Set Manual, Volume II: Privileged Architecture (Privileged Architecture Version Ratified-IMFDQC-and-Priv-v1.11)
SiFive S51 (E51) Core Complex Manual v2p0
Instance Parameters
Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'S51' it has been instanced with the following parameters:
Table 3: Processor Instance 'S51' Parameters (Configurations)
Parameter | Value | Description |
---|
simulateexceptions | simulateexceptions | Causes the processor simulate exceptions instead of halting |
mips | 1000 | The nominal MIPS for the processor |
Table 4: Processor Instance 'S51' Parameters (Attributes)
Parameter Name | Value | Type |
---|
variant | S51 | enum |
local_int_num | 16 | uns32 |
Memory Map for processor 'S51' bus: 'bus0'
Processor instance 'S51' is connected to bus 'bus0' using master port 'INSTRUCTION'.
Processor instance 'S51' is connected to bus 'bus0' using master port 'DATA'.
Table 5: Memory Map ( 'S51' / 'bus0' [width: 40] )
Lo Address | Hi Address | Instance | Component |
---|
0x0 | 0x7 | safe0addr | ram |
0x300 | 0x3FF | debugRAM | ram |
0x800 | 0xFFF | debugROM | rom |
0x2000000 | 0x200BFFF | clint | CLINT |
0x8000000 | 0x8002000 | hart0ITIM | ram |
0xC000000 | 0xC3FFFFF | plic | PLIC |
0x80000000 | 0x8000FFFF | hart0DTIM | ram |
Net Connections to processor: 'S51'
Table 6: Processor Net Connections ( 'S51' )
Net Port | Net | Instance | Component |
---|
hart0_MTimerInterrupt | MTimerInterrupt0 | clint | CLINT |
hart0_MSWInterrupt | MSWInterrupt0 | clint | CLINT |
hart0_MExternalInterrupt | MExternalInterrupt0 | plic | PLIC |
hart0_LocalInterrupt0 | LocalInterrupt0 | | unknown |
hart0_LocalInterrupt1 | LocalInterrupt1 | | unknown |
hart0_LocalInterrupt2 | LocalInterrupt2 | | unknown |
hart0_LocalInterrupt3 | LocalInterrupt3 | | unknown |
hart0_LocalInterrupt4 | LocalInterrupt4 | | unknown |
hart0_LocalInterrupt5 | LocalInterrupt5 | | unknown |
hart0_LocalInterrupt6 | LocalInterrupt6 | | unknown |
hart0_LocalInterrupt7 | LocalInterrupt7 | | unknown |
hart0_LocalInterrupt8 | LocalInterrupt8 | | unknown |
hart0_LocalInterrupt9 | LocalInterrupt9 | | unknown |
hart0_LocalInterrupt10 | LocalInterrupt10 | | unknown |
hart0_LocalInterrupt11 | LocalInterrupt11 | | unknown |
hart0_LocalInterrupt12 | LocalInterrupt12 | | unknown |
hart0_LocalInterrupt13 | LocalInterrupt13 | | unknown |
hart0_LocalInterrupt14 | LocalInterrupt14 | | unknown |
hart0_LocalInterrupt15 | LocalInterrupt15 | | unknown |
hart0_reset | resetNet | | unknown |
Peripheral Instances
Peripheral [riscv.ovpworld.org/peripheral/CLINT/1.0] instance: clint
Licensing
Open Source Apache 2.0
Description
SiFive-compatabile Risc-V Core Local Interruptor (CLINT).
Use the num_harts parameter to specify the number of harts suported (default 1).
For each supported hart there will be an MTimerInterruptN and MSWInterruptN net port, plus msipN and mtimecmpN registers implemented, where N is a value from 0..num_harts-1.
There is also a single mtime register.
Reference
Various SiFive Core Complex manuals, e.g. SiFive U54 Core Complex Manual (https://sifive.cdn.prismic.io/sifive/a07d1a9a-2cb8-4cf5-bb75-5351888ea2e1_u54_core_complex_manual_21G2.pdf)
There are no configuration options set for this peripheral instance.
Peripheral [sifive.ovpworld.org/peripheral/PLIC/1.0] instance: plic
Licensing
Open Source Apache 2.0
Description
SiFive PLIC Interrupt Controller
Use parameters to configure specific implementation.
Limitations
None
Reference
Various SiFive Core Complex manuals, e.g. SiFive E31 Core Complex Manual 31G2.01.00 (https://sifive.cdn.prismic.io/sifive/c29f9c69-5254-4f9a-9e18-24ea73f34e81_e31_core_complex_manual_21G2.pdf)
Table 7: Configuration options (attributes) set for instance 'plic'
Attributes | Value |
---|
num_targets | 1 |
num_sources | 127 |