LIBRARY  |  COMPANIES |   PLATFORMS |   PROCESSORS |   PERIPHERALS
XilinxXpsIntc



OVP Peripheral Model: XilinxXpsIntc



Model Specific Information

This page provides introductory usage information for an Imperas OVP peripheral behavioral model. The page is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.

Description

Microblaze LogiCORE IP XPS Interrupt Controller

Licensing

Open Source Apache 2.0

Limitations

This model implements all of the required behavior sufficient to boot Linux

Reference

DS572 April 19, 2010 v2.01a

Location

The xps-intc peripheral model is located in an Imperas/OVP installation at the VLNV: xilinx.ovpworld.org / peripheral / xps-intc / 1.0.



Peripheral Instance Parameters

This model accepts the following parameters:

Table : Peripheral Parameters

NameTypeDescription
endianstringSpecify the endian of the processor interface (default big endian)



Net Ports

This model has the following net ports:

Table 1: Net Ports

NameTypeMust Be ConnectedDescription
IrqoutputF (False)
Intr0inputF (False)
Intr1inputF (False)
Intr2inputF (False)
Intr3inputF (False)
Intr4inputF (False)
Intr5inputF (False)
Intr6inputF (False)
Intr7inputF (False)
Intr8inputF (False)
Intr9inputF (False)
Intr10inputF (False)
Intr11inputF (False)
Intr12inputF (False)
Intr13inputF (False)
Intr14inputF (False)
Intr15inputF (False)
Intr16inputF (False)
Intr17inputF (False)
Intr18inputF (False)
Intr19inputF (False)
Intr20inputF (False)
Intr21inputF (False)
Intr22inputF (False)
Intr23inputF (False)
Intr24inputF (False)
Intr25inputF (False)
Intr26inputF (False)
Intr27inputF (False)
Intr28inputF (False)
Intr29inputF (False)
Intr30inputF (False)
Intr31inputF (False)



Bus Slave Ports

This model has the following bus slave ports:

Bus Slave Port: plb

Table 2: Bus Slave Port: plb

NameSize (bytes)Must Be ConnectedDescription
plb0x20T (True)

Table 3: Bus Slave Port: plb Registers:

NameOffsetWidth (bits)DescriptionR/Wis Volatile
REG_ISR0x032
REG_IPR0x432
REG_IER0x832
REG_IAR0xc32
REG_SIE0x1032
REG_CIE0x1432
REG_IVR0x1832
REG_MER0x1c32



Platforms that use this peripheral component

Peripheral components can be used in many different platforms, including those developed by Imperas or by other users of OVP. You can use this peripheral in your own platforms.

Table 4: Publicly available platforms using peripheral 'xps-intc'

Platform NameVendor
XilinxML505xilinx.ovpworld.org
XilinxML505xilinx.ovpworld.org



XilinxPeripherals
Page was generated in 0.0205 seconds