LIBRARY  |  COMPANIES |   PLATFORMS |   PROCESSORS |   PERIPHERALS
XilinxZynq_7000Can



OVP Peripheral Model: XilinxZynq_7000Can



Model Specific Information

This page provides introductory usage information for an Imperas OVP peripheral behavioral model. The page is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.

Description

Zynq 7000 CAN Registers

Licensing

Open Source Apache 2.0

Limitations

This model implements the full set of registers but no behavior.

Reference

Zynq-7000 TRM (https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf)

Location

The zynq_7000-can peripheral model is located in an Imperas/OVP installation at the VLNV: xilinx.ovpworld.org / peripheral / zynq_7000-can / 1.0.



Net Ports

This model has the following net ports:

Table : Net Ports

NameTypeMust Be ConnectedDescription
intOutoutputF (False)



Bus Slave Ports

This model has the following bus slave ports:

Bus Slave Port: bport1

Table 1: Bus Slave Port: bport1

NameSize (bytes)Must Be ConnectedDescription
bport10x1000T (True)

Table 2: Bus Slave Port: bport1 Registers:

NameOffsetWidth (bits)DescriptionR/Wis Volatile
ab_SRR0x032Software Reset Register
ab_MSR0x432Mode Select Register
ab_BRPR0x832Baud Rate Prescaler Register
ab_BTR0xc32Bit Timing Register
ab_ECR0x1032Error Counter Register
ab_ESR0x1432Error Status Register
ab_SR0x1832Status Register
ab_ISR0x1c32Interrupt Status Register
ab_IER0x2032Interrupt Enable Register
ab_ICR0x2432Interrupt Clear Register
ab_TCR0x2832Timestamp Control Register
ab_WIR0x2c32Watermark Interrupt Register
ab_TXFIFO_ID0x3032transmit message fifo message identifier
ab_TXFIFO_DLC0x3432transmit message fifo data length code
ab_TXFIFO_DATA10x3832transmit message fifo data word 1
ab_TXFIFO_DATA20x3c32transmit message fifo data word 2
ab_TXHPB_ID0x4032transmit high priority buffer message identifier
ab_TXHPB_DLC0x4432transmit high priority buffer data length code
ab_TXHPB_DATA10x4832transmit high priority buffer data word 1
ab_TXHPB_DATA20x4c32transmit high priority buffer data word 2
ab_RXFIFO_ID0x5032receive message fifo message identifier
ab_RXFIFO_DLC0x5432receive message fifo data length code
ab_RXFIFO_DATA10x5832receive message fifo data word 1
ab_RXFIFO_DATA20x5c32receive message fifo data word 2
ab_AFR0x6032Acceptance Filter Register
ab_AFMR10x6432Acceptance Filter Mask Register 1
ab_AFIR10x6832Acceptance Filter ID Register 1
ab_AFMR20x6c32Acceptance Filter Mask Register 2
ab_AFIR20x7032Acceptance Filter ID Register 2
ab_AFMR30x7432Acceptance Filter Mask Register 3
ab_AFIR30x7832Acceptance Filter ID Register 3
ab_AFMR40x7c32Acceptance Filter Mask Register 4
ab_AFIR40x8032Acceptance Filter ID Register 4



Platforms that use this peripheral component

Peripheral components can be used in many different platforms, including those developed by Imperas or by other users of OVP. You can use this peripheral in your own platforms.

Table 3: Publicly available platforms using peripheral 'zynq_7000-can'

Platform NameVendor
Zynq_PSxilinx.ovpworld.org



XilinxPeripherals
Page was generated in 0.0168 seconds