



OVP Guide to Using Processor Models

Model specific information for Synopsys ARC_0x31

Imperas Software Limited
Imperas Buildings, North Weston
Thame, Oxfordshire, OX9 2HA, U.K.
docs@imperas.com



Author	Imperas Software Limited
Version	20210408.0
Filename	OVP_Model_Specific_Information_arc_0x31.pdf
Created	5 May 2021
Status	OVP Standard Release

Copyright Notice

Copyright (c) 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

Contents

1 Overview	1
1.1 Description	1
1.2 Licensing	1
1.3 Limitations	1
1.4 Verification	2
1.5 Reference	2
1.6 Debugging	2
1.7 Features	2
1.8 Integration Support	3
1.8.1 Auxiliary Register External Implementation	3
2 Configuration	4
2.1 Location	4
2.2 GDB Path	4
2.3 Semi-Host Library	4
2.4 Processor Endian-ness	4
2.5 QuantumLeap Support	4
2.6 Processor ELF code	4
3 All Variants in this model	5
4 Bus Master Ports	6
5 Bus Slave Ports	7
6 Net Ports	8
7 FIFO Ports	9
8 Formal Parameters	10
9 Execution Modes	11
10 Exceptions	12
11 Hierarchy of the model	13
11.1 Level 1	13
12 Model Commands	14

12.1	Level 1	14
12.1.1	isync	14
12.1.2	itrace	14
13	Registers	15
13.1	Level 1	15
13.1.1	core.arcompact	15
13.1.2	aux-minimal	16
13.1.3	BCR	16

Chapter 1

Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms.

The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

1.1 Description

ARC 700 processor model (ARCV1 architecture)

1.2 Licensing

Usage of binary model under license governing simulator usage. Source of model available under Imperas Software License Agreement.

1.3 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately.

Instruction and data caches are not modeled, except for the auxiliary register interface.

External host debug is not modeled, except for the auxiliary register interface.

Real-world timing effects are not modeled. All instructions are assumed to complete in a single cycle.

1.4 Verification

Models have been validated correct in a cooperative project between Imperas and ARC

1.5 Reference

ARC Processor ARC6xx/ARC7xx Reference Documentation

1.6 Debugging

The model has been designed for debug using GNU gdb ARCompact/ARCV2 ISA elf32 version 7.5.1. To ensure correct behavior, enter the following command into gdb before attempting to connect to the processor:

```
set architecture ARC700
```

Failure to do this may cause the debugging session to fail because of g-packet size mismatch.

1.7 Features

The model implements the full ARCV1 instruction set.

The exact set of core instructions present can be configured by a number of parameters: see information for `opt-swap`, `opt-bitscan`, `opt-extended-arith` and `opt-multiply` in the table below.

Timer 0 and Timer 1 can be enabled using parameters `opt-timer0` and `opt-timer1`, respectively.

The versions of DCCM and ICCM build config registers can be specified using parameters `opt-dccm-version` and `opt-iccm-version`, respectively. The sizes of DCCM, ICCM0 and ICCM1 can be specified using parameters `opt-dccm-size`, `opt-iccm0-size` and `opt-iccm1-size`, respectively. Reset base addresses for the ICCMs can be specified using `opt-iccm0-base` and `opt-iccm1-base`. Note that the DCCM reset base address is architecturally defined (0x80000000) and not configurable. When CCMs are present, bus ports called DCCM0, ICCM0 and ICCM1 are created so that CCM contents may be viewed or modified externally by connecting to these ports. Parameter `opt-internal-ccms` specifies whether CCM memory is modeled internally or externally. If modeled externally, the CCMs must be implemented on a bus which is then connected to the CCM bus ports listed above (this parameter is ignored if CCM ports are unconnected; in that case, CCMs are always modeled internally). Parameter `opt-reset-internal-ccms` indicates that internally-modeled CCMs should be

cleared to zero on a processor reset; if False, then internally-modeled CCMs retain their previous state after a reset.

The set of core registers can be specified using parameter `opt-extension-core-regs`. This is a 64-bit value in which a 1-bit implies the presence of that core extension register. For example, a value of `0xf0000000ULL` implies that extension registers `r32-r35` should be configured.

The reset value of the exception vector base register can be specified using parameter `opt-intvbase-preset`.

1.8 Integration Support

1.8.1 Auxiliary Register External Implementation

If parameter `“enable-aux-bus”` is True, an artifact 36-bit bus “Auxiliary” is enabled. Slave callbacks installed on this bus can be used to implement auxiliary register behavior (use `opBusSlaveNew` or `icmMapExternalMemory`, depending on the client API). An auxiliary with 32-bit index `0xABCDEF`-`FGH` is mapped on the bus at address `0xABCDEFGH0`.

Chapter 2

Configuration

2.1 Location

This model's VLN is `arc.ovpworld.org/processor/arc/1.0`.

The model source is usually at:

`$IMPERAS_HOME/ImperasLib/source/arc.ovpworld.org/processor/arc/1.0`

The model binary is usually at:

`$IMPERAS_HOME/lib/$IMPERAS_ARCH/ImperasLib/arc.ovpworld.org/processor/arc/1.0`

2.2 GDB Path

The default GDB for this model is: `$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/arc-elf32-gdb`.

2.3 Semi-Host Library

The default semi-host library file is `arc.ovpworld.org/semihosting/arcNewlib/1.0`

2.4 Processor Endian-ness

This model can be set to either endian-ness (normally by a pin, or the ELF code).

2.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

2.6 Processor ELF code

The ELF code supported by this model is: `0x5d`.

Chapter 3

All Variants in this model

This model has these variants

Variant	Description
600	
605	
700	
0x21	
0x22	
0x31	(described in this document)
0x32	

Table 3.1: All Variants in this model

Chapter 4

Bus Master Ports

This model has these bus master ports.

Name	min	max	Connect?	Description
INSTRUCTION	32	32	mandatory	
DATA	32	32	optional	

Table 4.1: Bus Master Ports

Chapter 5

Bus Slave Ports

This model has no bus slave ports.

Chapter 6

Net Ports

This model has these net ports.

Name	Type	Connect?	Description
reset	input	optional	Processor reset
watchdog	output	optional	Watchdog timer
irq5	input	optional	External interrupt
irq6	input	optional	External interrupt
irq7	input	optional	External interrupt
irq8	input	optional	External interrupt
irq9	input	optional	External interrupt
irq10	input	optional	External interrupt
irq11	input	optional	External interrupt
irq12	input	optional	External interrupt
irq13	input	optional	External interrupt
irq14	input	optional	External interrupt
irq15	input	optional	External interrupt
irq16	input	optional	External interrupt
irq17	input	optional	External interrupt
irq18	input	optional	External interrupt
irq19	input	optional	External interrupt
irq20	input	optional	External interrupt
irq21	input	optional	External interrupt
irq22	input	optional	External interrupt
irq23	input	optional	External interrupt
irq24	input	optional	External interrupt
irq25	input	optional	External interrupt
irq26	input	optional	External interrupt
irq27	input	optional	External interrupt
irq28	input	optional	External interrupt
irq29	input	optional	External interrupt
irq30	input	optional	External interrupt
irq31	input	optional	External interrupt

Table 6.1: Net Ports

Chapter 7

FIFO Ports

This model has no FIFO ports.

Chapter 8

Formal Parameters

Name	Type	Description
variant	Enumeration	Processor variant
verbose	Boolean	Enable verbose messages
end-on-halt	Boolean	Specify whether to end simulation when halt bit set in STATUS/STATUS32
dump-bcrs	Boolean	Add BCRs to register trace
format	Enumeration	Select register format (gdb or metaware)
compatibility	Enumeration	Select compatibility mode (ISA or metaware8.2)
enable-aux-bus	Boolean	Add artifact Auxiliary bus port, allowing auxiliary registers to be externally implemented
endian	Endian	Model endian
opt-identity	Uns32	Override value of IDENTITY register
opt-intvbase-preset	Uns32	Specify reset vector base register x 1024 (VECBASE.AC.BUILD.Addr)
opt-swap	Uns32	Specify swap instructions version (SWAP.BUILD.Version)
opt-bitscan	Uns32	Specify bitscan instructions version (NORM.BUILD.Version)
opt-extended-arith	Uns32	Specify extended arithmetic version (EA.BUILD.Version)
opt-multiply	Uns32	Specify multiply instructions version (MULTIPLY.BUILD.Version)
opt-timer0	Uns32	Timer 0 present (TIMER.BUILD.T0)
opt-timer1	Uns32	Timer 1 present (TIMER.BUILD.T1)
opt-dccm-version	Uns32	Specify DCCM RAM version (DCCM.BUILD.Version)
opt-dccm-size	Uns32	Specify DCCM RAM size (DCCM.BUILD.Size)
opt-iccm-version	Uns32	Specify ICCM RAM version (ICCM.BUILD.Version)
opt-iccm0-size	Uns32	Specify ICCM0 RAM size (ICCM.BUILD.ICCM0.SIZE)
opt-iccm1-size	Uns32	Specify ICCM1 RAM size (ICCM.BUILD.ICCM1.SIZE)
opt-iccm0-base	Uns32	Specify ICCM0 RAM base address at reset
opt-iccm1-base	Uns32	Specify ICCM1 RAM base address at reset
opt-internal-ccms	Boolean	Specify that configured CCMs should be modeled internally
opt-reset-internal-ccms	Boolean	Specify that internally-modeled configured CCMs should be zeroed at reset
opt-ccm-wrap	Boolean	Specify that CCMs should wrap to fill 1/16th of memory space
opt-extension-core-regs	Uns64	Bitmask specifying extension core registers

Table 8.1: Parameters

Chapter 9

Execution Modes

Mode	Code	Description
Kernel	0	Kernel mode
User	1	User mode

Table 9.1: Modes implemented in this processor

Chapter 10

Exceptions

Exception	Code
Reset	0
ExternalMemoryBusError	1
IllegalInstruction	2
IllegalInstructionSequence	3
DoubleFault	4
OverlappingTLBEntries	5
FatalTLBError	6
FatalCacheError	7
KernelDataMemoryError	8
DFlushMemoryError	9
IFetchMemoryError	10
PrivilegeViolation	19
DisabledExtension	20
IFetchActionpointHit	21
DataActionpointHit	22
Trap	24
ExtensionInstructionException	25
MisalignedDataAccess	28
Interrupt	29

Table 10.1: Exceptions implemented by this processor

Chapter 11

Hierarchy of the model

A CPU core may be configured to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy. Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

11.1 Level 1

This level in the model hierarchy has 2 commands.

This level in the model hierarchy has 3 register groups:

Group name	Registers
core.arcompact	34
aux-minimal	35
BCR	29

Table 11.1: Register groups

This level in the model hierarchy has no children.

Chapter 12

Model Commands

A Processor model can implement one or more **Model Commands** available to be invoked from the simulator command line, from the OP API or from the Imperas Multiprocessor Debugger.

12.1 Level 1

12.1.1 isync

specify instruction address range for synchronous execution

Argument	Type	Description
-addresshi	Uns64	end address of synchronous execution range
-addresslo	Uns64	start address of synchronous execution range

Table 12.1: isync command arguments

12.1.2 itrace

enable or disable instruction tracing

Argument	Type	Description
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing
-instructioncount	Boolean	include the instruction number in each trace
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 12.2: itrace command arguments

Chapter 13

Registers

13.1 Level 1

13.1.1 core.arcompact

Registers at level:1, group:core.arcompact

Name	Bits	Initial-Hex	RW	Description
R0	32	0	rw	
R1	32	0	rw	
R2	32	0	rw	
R3	32	0	rw	
R4	32	0	rw	
R5	32	0	rw	
R6	32	0	rw	
R7	32	0	rw	
R8	32	0	rw	
R9	32	0	rw	
R10	32	0	rw	
R11	32	0	rw	
R12	32	0	rw	
R13	32	0	rw	
R14	32	0	rw	
R15	32	0	rw	
R16	32	0	rw	
R17	32	0	rw	
R18	32	0	rw	
R19	32	0	rw	
R20	32	0	rw	
R21	32	0	rw	
R22	32	0	rw	
R23	32	0	rw	
R24	32	0	rw	
R25	32	0	rw	
GP	32	0	rw	
FP	32	0	rw	frame pointer
SP	32	4000	rw	stack pointer
ILINK1	32	0	rw	
ILINK2	32	0	rw	
BLINK	32	0	rw	
LP_COUNT	32	0	r-	
PCL	32	0	r-	

Table 13.1: Registers at level 1, group:core.arcompact

13.1.2 aux-minimal

Registers at level:1, group:aux-minimal

Name	Bits	Initial-Hex	RW	Description
STATUS	32	0	r-	0x000: Status (Obsolete)
LP_START	32	0	rw	0x002: Loop Start
LP_END	32	0	rw	0x003: Loop End
IDENTITY	32	31	r-	0x004: Identity
DEBUG	32	0	rw	0x005: Debug
PC	32	0	rw	0x006: Program Counter
STATUS32	32	0	r-	0x00a: 32-bit Status
STATUS32.L1	32	0	rw	0x00b: L1 Interrupt Status
STATUS32.L2	32	0	rw	0x00c: P0 Interrupt Status
COUNT0	32	0	rw	0x021: Timer 0 Count Value
CONTROL0	32	0	rw	0x022: Timer 0 Control
LIMIT0	32	ffff	rw	0x023: Timer 0 Limit
INT_VECTOR_BASE	32	0	rw	0x025: Interrupt Vector Base
AUX_MACMODE	32	0	rw	0x041: Extended Arithmetic Status
AUX_IRQ_LV12	32	0	rw	0x043: L1/L2 Interrupt Level
COUNT1	32	0	rw	0x100: Timer 1 Count Value
CONTROL1	32	0	rw	0x101: Timer 1 Control
LIMIT1	32	ffff	rw	0x102: Timer 1 Limit
AUX_IRQ_LEV	32	0	rw	0x200: Interrupt Level Programming
AUX_IRQ_HINT	32	0	rw	0x201: Software Interrupt Trigger
ERET	32	0	rw	0x400: Exception Return Address
ERBTA	32	0	rw	0x401: Exception Return Branch Target Address
ERSTATUS	32	0	rw	0x402: Exception Return Status
ECR	32	0	r-	0x403: Exception Cause
EFA	32	0	rw	0x404: Exception Fault Address
ICAUSE1	32	0	rw	0x40a: L1 Interrupt Cause
ICAUSE2	32	0	rw	0x40b: L2 Interrupt Cause
AUX_IENABLE	32	ffffff	rw	0x40c: Interrupt Enable
AUX_ITRIGGER	32	0	rw	0x40d: Interrupt Trigger
XPU	32	0	rw	0x410: User Mode Extension Enable
BTA	32	0	rw	0x412: Branch Target Address
BTA.L1	32	0	rw	0x413: L1 Branch Target Address
BTA.L2	32	0	rw	0x414: L2 Branch Target Address
AUX_IRQ_PULSE_CANCEL	32	-	-w	0x415: Interrupt Pulse Cancel
AUX_IRQ_PENDING	32	0	r-	0x416: Interrupt Pending

Table 13.2: Registers at level 1, group:aux-minimal

13.1.3 BCR

Registers at level:1, group:BCR

Name	Bits	Initial-Hex	RW	Description
BCR_VER	32	1	r-	0x060: Configuration Register Version
BCR_DCCM_BASE	32	0	r-	0x061: DCCM Base Address
BCR_CRC	32	0	r-	0x062: CRC Configuration
BCR_BTA_LINK_BUILD	32	1	r-	0x063: BTA Configuration

BCR_VBFDW	32	0	r-	0x064: VBFDW Configuration
BCR_EA_BUILD	32	1	r-	0x065: EA Configuration
BCR_DATASPACE	32	0	r-	0x066: DataSpace Configuration
BCR_MEMSUBSYS	32	1	r-	0x067: Memory Subsystem Configuration
BCR_VECBASE_AC_BUILD	32	5	r-	0x068: Interrupt Vector Base Address Configuration
BCR_PBASEADDR	32	0	r-	0x069: PBASE Configuration
BCR_MPU_BUILD	32	0	r-	0x06d: MPU Configuration
BCR_RF_BUILD	32	0	r-	0x06e: Core Register Set Configuration
BCR_VECBASE_BUILD	32	0	r-	0x071: VECBASE Configuration
BCR_DCACHE_BUILD	32	0	r-	0x072: Data Cache Configuration
BCR_MADI	32	0	r-	0x073: MADI Configuration
BCR_LDSTRAM	32	0	r-	0x074: LDSTRAM Configuration
BCR_TIMER_BUILD	32	302	r-	0x075: Timer Configuration
BCR_AP_BUILD	32	0	r-	0x076: Actionpoints Configuration
BCR_ICACHE_BUILD	32	0	r-	0x077: Instruction Cache Configuration
BCR_ICCM_BUILD	32	0	r-	0x078: ICCM RAM Configuration
BCR_DSPRAM	32	0	r-	0x079: SPRAM Configuration
BCR_MAC_BUILD	32	0	r-	0x07a: MAC Configuration
BCR_MULTIPLY_BUILD	32	2	r-	0x07b: Multiply Configuration
BCR_SWAP_BUILD	32	1	r-	0x07c: Swap Configuration
BCR_NORM_BUILD	32	2	r-	0x07d: Normalize Configuration
BCR_MINMAX_BUILD	32	1	r-	0x07e: Min/Max Configuration
BCR_BARREL_BUILD	32	2	r-	0x07f: Barrel Shifter Configuration
BCR_PMU	32	0	r-	0x0f7: PMU Configuration
BCR_IFETCHQUEUE	32	0	r-	0x0fe: Instruction Fetch Queue Configuration

Table 13.3: Registers at level 1, group:BCR