Architectural/Micro-architectural Exploration on Virtual Platforms

Qi Zhu, Michael Kishinevsky, Zhu Zhou, Atul Kwatra Intel Corporation

Outline

- Motivations
- Transaction-Level Modeling Methodology
- SOC Platform Exploration
- Summary and Future Directions

Motivations





detailed perf. models (take time to build, hard to extend)

Virtual Platform Workshop at DAC 2009

Transaction-Level Modeling Methodology

- A system-level modeling framework (virtual platform) based on TLM
 - <u>Separation of communication and computation</u> for modular design and easier exploration.
 - <u>Multiple abstraction levels</u> of modeling for trade-off between complexity and accuracy.
 - Integration with external IPs.
 - <u>Leverage of vendor tools</u> for development, debugging and analysis capabilities.
 - <u>Configurable domain-specific libraries</u> with standard interfaces for design efficiency.
- Use SystemC 2.2 and TLM 2.0 library from OSCI
 - TLM 2.0 AT (approximately-timed) coding style is utilized.
 Validate the timing accuracy of TLM models with in-house detailed performance simulator.







TLM Model Contd.

2. Internal components and 3. Execution Semantics

In TLM, computation components are passively waiting to be <u>triggered</u> by <u>Transaction FSMs</u> that handle transaction phase transitions (including communication protocol phases and internal phases).



TLM Benefits Summary

- Communication is explicitly modeled by transactions and separated from computation
 - Two aspects of transactions: data and protocol.
 - Data is encapsulated in generic payload and its extensions.
 - <u>Protocol</u> can be described by FSMs whose states are phases of transactions.
- Multiple abstraction levels of the design can be explored easier
 - Data: payload extensions.
 - <u>Communication protocol</u>: protocol phases.
 - <u>Computation</u>: transaction phases (including protocol phases and internal phases).

Timing Modeling in TLM

Timing accuracy is decided by the choice of transaction phases



Outline

- Motivations
- Transaction-Level Modeling Methodology
- SOC Platform Exploration
- Summary Future Directions

Arch/uArch Exploration on SOC Platform

- SOC characteristics
 - Communication is the focus important to explicitly model communication.
 - Time-to-market is crucial (while resources are usually limited)
 - System-level modeling for early exploration.
 - Multiple abstraction levels for various design purposes.
 - Standard interfaces for IP integration.
 - Many derivatives from a base platform
 - Build a library of configurable component models.
 - Mixed-level modeling to support exploration on part of the platform.

Intel Future-Generation SOCs



Block Diagram for the Intel® EP80579 Integrated Processor and Intel® EP80579 Integrated Processor with Intel® QuickAssist Technology (from Intel and Intel® Integrated Processor)

(from Intel.com)

Features only included in the Intel* EP80579 Integrated Processor with Intel* QuickAssist Technology

Focus is on communication between various agents and memory.

A Virtual SOC Platform with approximate-timing is being built for arch/uarch exploration.

Exploration Example: DDR Memory Controller

- Configurable memory controller model (DDR, DDR2, DDR3, LP-DDR, etc.)
 - Number of incoming ports
 - Arbitration policy (RR, priority-based)
 - Scheduling
 - In-order vs. out-of-order scheduling of requests
 - Out-of-order request queue size
 - In-order request queue size
 - Out-of-order scheduling policy
 - SDRAM command level scheduling
 - Auto refresh (refresh burst)
 - SDRAM configuration
 - # of ranks, banks, row bits, column bits
 - Timing specification
 - Address mapping
 - Data width
 - Burst length

Exploration of Memory Controller

• Impact of priority-based scheduling between two request agents A1 and A2

	Avg. A1 latency	Avg. A2 latency
A1 always over A2	13.1	17
50% A1 over A2	14.3	15.5
A2 always over A1	16.8	13.5

• Impact of hitting an open page (with all request from A1)

	Avg. A1 latency
Always hits open page	6.2
50% hits open page	8
10% hits open page	9.1
Never hits open page	9.3

Simulation Complexity

- Denotation:
 - P: # of processes (components)
 - C: simulation length in cycles
 - *E*: average # of events per process during simulation
 - t_o : overhead of switching processes
 - t_p : average runtime for one invocation of a process
- Discrete-event simulation in our TLM model $E * P * (t_o + t_p)$
- Clock-driven simulation in reference performance model $C * P * (t_o + t_p)$
- Simulation speed is decided by *E*, which relates to the modeling abstraction level.
- Our current model can simulate >100K transactions per second, with accuracy within 5% of RTL.

Model Development

- 4 man-month for memory controller and memory controller hub model, including
 - Study the architecture documents and reference models.
 - Develop the TLM models.
 - Validate the timing accuracy of TLM with reference models.
 - Study and use external and internal tools for development and analysis.
- Time could be much shorter if
 - There are library components available.
 - Modeling methodology is well defined.
 - Developers are more familiar with the architecture and reference models.
 - Abstraction level is higher.

Outline

- Motivations
- Transaction-Level Modeling Methodology
- SOC Platform Exploration
- Summary and Future Directions

What we learned

- TLM is the right way to build Virtual Platforms for architecture exploration
 - Separation of communication and computation.
 - Support multiple abstraction levels and mixed-level modeling. Approximately-timed TLM model can provide relatively accurate timing with fast simulation speed.
 - Interoperability through standard modeling methodology and communication interfaces.
 - Enable modular and configurable designs.

What we need for Exploration

- Models:
 - Library of configurable components with well-defined interface at various abstraction levels.
- Methodology
 - Methodology for exploring abstraction levels (through transaction phases). Trade-off analysis between complexity and accuracy.
 - Modeling accuracy estimation. Validation with reference models.
 - Mixed-level modeling of components at multiple abstraction levels.
 Dynamic switching between abstraction levels.
 - Methodology for guided simulation to search design space. Combine simulation-based exploration with analytical methods.
 - Transaction-level power modeling for trade-off analysis between performance and power.
- Tools
 - How to leverage vendor tools analysis, debug, etc.

Unified System-Level Framework based on TLM

