



### Modern Software Development Methodology for RISC-V Devices

Larry Lapides Imperas Software Ltd



### The size of the RISC-V market share will depend more on the software ecosystem than on specifics of RISC-V implementations



### Agenda



- Challenges in embedded software development
- New methodology is needed
  - Continuous Integration
  - Continuous Test
- Test with hardware necessary evil? help or hindrance?
- Adoption of Continuous Test for embedded
  - And how simulation is used
- Worked example
- Summary

### **Embedded Software Development Challenges**



- Schedule
- Quality
- Security
- Safety certifications



Jeep hacked in 2015


 Predictability of the software engineering task: management accuracy on software resource and schedule requirements is +/- 50%

INTERNET OF

Unknown / unmeasurable delivery risk

### Embedded Software Methodology is Evolving






- Modern software development moving away from traditional V-shaped development flow to ...
- Agile

Page 5

- Continuous Integration
- DevOps



### The Challenge...



- How to apply this methodology and gain these benefits in the Embedded Software world...
- In this talk the focus is only on the Continuous Integration piece of the Agile methodology

# Motivation for Change: Benefits of Continuous Integration



- Better code structure and quality
  - Frequent code check-in pushes developers to create modular, less complex code
  - Enforces discipline of frequent automated testing
  - Software metrics generated from automated testing and CI (such as metrics for code coverage, code complexity, and feature completeness) focus developers on developing functional, quality code, and help develop momentum in a team
- Easier debug
  - When unit tests fail or a bug emerges, if developers need to revert the codebase to a bug-free state only a small number of changes are lost
- Fewer major integration bugs
  - Immediate feedback on system-wide impact of local changes
  - Integration bugs are detected early and are easy to track down due to small change sets. This saves both time and money over the lifespan of a project.
  - Avoids last-minute chaos at release dates, when everyone tries to check in their slightly incompatible versions
- Constant availability of a "current" build for testing, demo, or release purposes

## First, some of the problems



- Multiple code streams (release versions) to manage
  - Development, under test, in field
- Many hardware/OS targets: processor variants (ARM, MIPS, Renesas), OS versions (Linux xyz, 32/64, Windows 7/10, 32/64) and a large amount of common code between targets
- With many teams and tasks all in parallel
- Access/configuration of available hardware
  - (e.g. customer USAF 1 prototype, 2 weeks to get access, shift work)
  - (recall: old computers, card decks, or early timeshare 30 mins per day)
- Not just about testing something works
  - ensure what you think is being tested is being tested, i.e. need metrics
- And then, need to run 1,000s of tests on many targets to validate software changes
- And with many common libraries, any change proliferates to many projects
  - need to re-validate ALL projects


### **OK** – so automation can address this



- Continuous Integration (CI)
  - Create a build server so that any change builds software
    - for multiple code streams
    - for multiple targets
- Then require Continuous Test (CT)
  - For each build for each target run N test cases
    - Quantify correctness
    - Coverage
    - Performance

## Continuous Integration Continuous Test (CICT)





### Now, how to test?



- Use x86 PC native?
  - e.g. x86 compile and run works well for simple code
  - What about binary libraries, e.g. for ARM CMSIS
  - What about CPU architectures with restrictions e.g. reduced address space, available memory, ...
- For embedded, real target code should be used
  - Cross compile
    - Use correct binary libraries
    - Use correct instruction streams
  - Need to run
    - on real cpu architecture
    - with real data
    - with real stimulus
  - Need to capture real outputs

# But using real hardware is a problem



- Need Device Under Test and environment (world) both available in hardware
  - How to stimulate the environment, sensors, buttons
  - How to monitor responses and measure correctness in both value and time
- Hardware may require manual intervention, which is prone to errors
- Can a hardware testbench do everything you need?
  - For example, trigger interrupt after 15msecs of xyz event
- Can hardware be set into the correct state to start a test sequence?
- It can be hard to model the real world, and hard to make reproducible

## And there are more issues



- How much access can you get for your testing
  - Including setup and versioning of the hardware
- And can you have several users using in parallel
- And prototypes are costly to acquire and maintain
- And they only run in real time
  - Can they run faster to get more testing done?
    - (e.g. customer Audi 6 months of road data need to run tests overnight)
    - (e.g. GPS chip sends position every second)

### Adopting Continuous Test for Embedded Needs Simulation




- Imagine a software build system without access to 'make' or 'ant'
  - they enable effective build automation
- Simulation enables the effective automation of testing embedded systems as part of a CICT environment
- Simulation enables full automation
  - with no manual intervention
- Use of hardware is just too hard
- => Virtual Platforms (simulation) enable CICT for embedded

### Modern Software Methodology: Virtual Platforms Complement Hardware-Based Software Development



- Virtual platform based methodology delivers controllability, visibility, repeatability, automation, access
  - 75-90% of bugs are functional, and can be found using software simulation testing
- Testing of timing sensitive software, and final testing, still needs to be done on hardware




Virtual platforms – software simulation – provide a complementary technology to the current methodology

# So what are we talking about here in terms of simulation




- An Instruction Set Simulator (ISS) or
- A Virtual Platform (Virtual Prototype) simulation
  - CPUs, memories, peripherals
  - Test components, stimulus generation
  - Models of the world/environment
  - Verification/validation tools



### Virtual Platforms Provide a Simulation Environment Such That the Software Does Not Know That It Is Not Running On Hardware




- The virtual platform is a set of instruction accurate models that reflect the hardware on which the software will execute
  - Could be 1 SoC, multiple SoCs, board, system; no physical limitations
- Runs the executables compiled for the target hardware
- Models are typically written in C or SystemC
- Models for individual components interrupt controller, UART, ethernet, ... are connected just like in the hardware
- Peripheral components can be connected to the real world by using the host workstation resources: keyboard, mouse, screen, ethernet, USB, ...
- Typical performance is 200-500 million instructions per second




# Simulation Architecture Can (Should) Include Tools

MULTICORE DESIGN SIMPLIFIED



# Simulation is a key component of embedded CICT environment

MULTICORE DESIGN SIMPLIFIED



### **Demonstration**



 Imperas ISS simulation used with Jenkins environment



- Jenkins is a widely used, open source CICT environment for general software
- Edit, compile, local test, check in -> triggers build
- Successful build -> triggers testing
- Testing completion -> triggers results

## MULTICORE DESIGN SIMPLIFIED

### **Jenkins 'Items'**

🧕 Jenkins			1 Qsearch		Ø build	log ou
Jenkins 🕨 ESW 🕨					ENABLE AUT	O REFRESH
🚔 New Item					Zadd	descriptio
Reople	All	ESW +				
Build History	s	W Name 🕽	Last Success	Last Failure	Last Duration	
Edit View	0	ESW CT Build ALTERA	2 min 57 sec - <u>#14</u>	N/A	2.5 sec	ø
S Delete View	0	🔆 ESW CT Build ARM	2 min 57 sec - <u>#38</u>	N/A	4 sec	$\mathbf{D}$
🚰 Manage Jenkins	0	ESW CT Build MIPS	2 min 57 sec - <u>#37</u>	N/A	3 sec	$\bigcirc$
🍓 My Views	0	ESW CT Build RENESAS	2 min 57 sec - <u>#37</u>	N/A	2.9 sec	Ø
A Credentials	0	ESW CT Checkout	3 min 7 sec - <u>#31</u>	N/A	4.4 sec	ø
Build Queue	 •	ESW CT Collate	6 days 4 hr - <u>#40</u>	2 min 27 sec - <u>#44</u>	5.3 sec	ø
No builds in the queue.	•	ESW CT Pipeline	6 days 4 hr - <u>#56</u>	3 min 14 sec - <u>#60</u>	2 min 26 sec	Ø
Build Executor Status	 •	ESW CT Test ALTERA	2 min 47 sec - <u>#26</u>	6 days 5 hr - <u>#11</u>	10 sec	ø
1 Idle	0	ESW CT Test ARM	2 min 47 sec - <u>#81</u>	6 days 5 hr - <u>#68</u>	12 sec	ø
2 Idle 3 Idle	0	ESW CT Test MIPS	2 min 47 sec - <u>#66</u>	6 days 5 hr - <u>#53</u>	9.1 sec	Ø
4 Idle	0	ESW CT Test RENESAS	2 min 47 sec - #72	6 days 5 hr - #60	13 sec	

 Simple example is jpeg encoder targeting 4 different target ISA (ARM, MIPS, Renesas, Altera) with 11 different algorithm arguments to test

## Items can use 'make' e.g. Build

MULTICORE DESIGN SIMPLIFIED

Execute sh	nell	× @
Command	<pre>#!/bin/bash # Setup the environment # . /etc/bashrc isetup /home/build/DailyBuild/HEAD/Linux/Opt/Imperas DIR=\$(pwd) declare -i rc=0 RUN NAME=\$(JOB NAME) \$(BUILD NUMBER) ech0 "Starting Shell in DIR=\$(DIR) RUN_NAME=\$(RUN_NAME)" PDIR=/home/build/jenkins/workspace/Project/Build/ESW_CT_Project pushd \$(PDIR)</pre>	

# Can use scripts, like bash e.g. Test

MULTICORE DESIGN SIMPLIFIED

```
# usage: unknown program name [switches] [inputfile]
# Switches (names may be abbreviated):
# -quality N Compression quality (0..100; 5-95 is useful range)
# -grayscale
                   Create monochrome JPEG file
# -optimize Optimize Huffman table (smaller file, but slow compression)
# -progressive Create progressive JPEG file
# -targa Input file is Targa format (usually not needed)
# Switches for advanced users:
# -dct int Use integer DCT method (default)
# -dct fast Use fast integer DCT (less accurate)
# -dct float Use floating-point DCT method
# -restart N Set restart interval in rows, or in blocks with B
# -smooth N Smooth dithered input (N=1..100 is strength)
# -maxmemory N Maximum memory to use (in kbytes)
# -outfile name Specify name for output file
# -verbose or -debug Emit debug output
# Switches for wizards:
 # -baseline
                   Force baseline quantization tables
# -gtables file Use quantization tables given in file
# -qslots N[,...] Set component quantization tables
# -sample HxV[,...] Set component sampling factors
# -scans file Create multi-scan JPEG per script file
 switches[0]="-dct int"
 switches[1]="-dct fast"
switches[2]="-dct float"
switches[3]="-grayscale -dct int"
 switches[4]="-grayscale -dct fast"
 switches[5]="-grayscale -dct float"
 switches[6]="-quality 10"
 switches[7]="-quality 20"
 switches[8]="-quality 50"
 switches[9]="-quality 75"
 switches[10]="-quality 100"
# Cortex-M3 RH850G3M M5100
 # --processorvendor imgtec.ovpworld.org --processorname mips32 --variant M5100
                                                 10
 for 1 in 1 2 3; do
     variant=Cortex-M3
     if [ "$VARIANT" = "$variant" ] || [ -z "$VARIANT" ]; then
         for op in {0..10}; do
             image=image.${variant}.${i}.${op}.jpg
             sw=${switches[$op]}
             echo "Run $variant $image : $sw"
             iss.exe --quiet --nobanner \
                --processorvendor arm.ovpworld.org --processorname armm --variant ${variant} \
                 --parameter UAL=1 --parameter endian=little \
                -- numprocessors 1 \
                 --program outdir/ARM_CORTEX_M3/cjpeg.elf \
                     -argv ${sw} -outfile ${RESDIR}/${image} test/image.${i}.bmp
             diff ${RESDIR}/${image} test/image.out.${i}.${op}.jpg
             rc=$7
             add_info ${image} ${rc}
         done
     fi
 More (735)
```

### Jenkins Pipeline Create 'Stages' from items



Pipeline sci	ipt
Script	<pre>1 stage "Checkout" 2 build('ESW_CT_Checkout') 3 4 stage "Build" 5 parallel( 6 - Task1: { 7</pre>
Script	<pre>11    }, 12 - Task3: { 13         build('ESW_CT_Build_RENESAS') 14    }, 15 - Task4: { 16         build('ESW_CT_Build_ALTERA') 17    }, 18    }</pre>
	<pre>19 20 stage "Test" 21 parallel( 22 Task5: { 23</pre>
	36 stage "Collate" 37 build('ESW_CT_Collate')

#### Note use of parallel & serial

## MULTICORE DESIGN SIMPLIFIED

## **Stages running (1)**

🥹 Jenkins				1 Qsearch		② build	log out	Jenkins   ESW_CT_Pipeline  Recent Changes	•				ENABLE AUTO REFRE
enkins > ESW >						ENABLE AUT	O REFRESH						
👕 New Item						2add	description	Stage View					
People			All ESW +					Stage view					
Build History			S W Name ↓	Last Success	Last Failure	Last Duration			Checkout	Build	Test	Collate	
Edit View			ESW CT Build ALTERA	8 min 56 sec - <u>#14</u>	N/A	2.5 sec	$\bigotimes$	Average stage times:	15s	28s	28s	12s	
Delete View			ESW CT Build ARM	8 min 56 sec - <u>#38</u>	N/A	4 sec	$\mathbf{\mathfrak{D}}$						
Manage Jenkins			ESW CT Build MIPS	8 min 56 sec - <u>#37</u>	N/A	3 sec	ø	#61 May 02 No	11s	9s			
👌 My Views			Standard ESW CT Build RENESAS	8 min 56 sec - <u>#37</u>	N/A	2.9 sec	ø	Changes 16:43	113	05			
Credentials			ESW CT Checkout	9 min 6 sec - <u>#31</u>	N/A	4.4 sec			almost complete		1111		
Build Queue			ESW CT Collate	6 days 4 hr - <u>#40</u>	8 min 26 sec - <u>#44</u>	5.3 sec	Ø	Way 02 No Changes	11s	9s	19s	11s	
to builds in the queue.			ESW CT Pipeline	6 days 5 hr - <u>#56</u>	9 min 14 sec - <u>#60</u>	2 min 26 sec	ø	15:33				failed	
Build Executor Status	2.		ESW CT Test ALTERA	8 min 46 sec - <u>#26</u>	6 days 5 hr - <u>#11</u>	10 sec	ø	#59 May 02 No Changes	11s	10s	19s	11s	
1 ESW CT Build MIPS	#38		ESW CT Test ARM	8 min 46 sec - <u>#81</u>	6 days 5 hr - <u>#68</u>	12 sec	$\bigotimes$	15:31 Changes				failed	
2 ESW CT Build ALTERA	#15		ESW CT Test MIPS	8 min 46 sec - <u>#66</u>	6 days 5 hr - <u>#53</u>	9.1 sec	$\bigotimes$	#58 May 02 No					
3 ESW CT Build ARM	#39		ESW CT Test RENESAS	8 min 46 sec - <u>#72</u>	6 days 5 hr - <u>#60</u>	13 sec	ø	May 02 No Changes 15:27	11s	15s	23s	11s	
4 ESW CT Build RENESAS	#38	-	Icon: SML	Di si Vicea Martinovi II								failed	
				Legend S RSS for al	II 🔊 RSS for failures	RSS for just late	<u>st builds</u>	457 Apr 28 No Changes 10:44	14s	16s	34s	12s	
								456 Apr 28 No Changes	41s	48s	43s	13s	

 Can trigger start of run from code check-in or directly

## MULTICORE DESIGN SIMPLIFIED

### **Stages running (2)**

没 Jenkins				1 Qsearch			log out	Jenkins ESW_CT_Pipeline  Recent Changes					ENABLEA
lenkins > ESW >							TO REFRESH						
Prew Item						ad	1 description	Stage View					
🚯 People			All ESW +					- and				21.5	
Build History			S W Name ↓	Last Success	Last Failure	Last Duration			Checkout	Build	Test	Collate	
Edit View			SW CT Build A	LTERA 8 min 56 sec - #14	N/A	2.5 sec	$\bigotimes$	Average stage times:	15s	28s	26s	12s	
🛇 Delete View			Stress CT Build A	RM 8 min 56 sec - <u>#38</u>	N/A	4 sec	$\bigotimes$						
😽 Manage Jenkins			SW CT Build N	11PS 8 min 56 sec - #37	N/A	3 sec	$\bigotimes$	(#61 May 02 No	11s	10s			
🍓 My Views			ESW CT Build F	ENESAS 8 min 56 sec - #37	N/A	2.9 sec	$\mathbf{Q}$	15:43 Changes	115	105			
A Credentials			ESW CT Checko	ut 9 min 6 sec - <u>#31</u>	N/A	4.4 sec			almost complete	111111			
Build Queue		-	ESW CT Collate	6 days 4 hr - <u>#40</u>	8 min 26 sec - <u>#44</u>	5.3 sec	$\mathbf{O}$	(#60) May 02 No Changes	11s	9s	19s	11s	
No builds in the queue.			SW CT Pipeline	6 days 5 hr - <u>#56</u>	9 min 14 sec - <u>#60</u>	2 min 26 sec	$\bigotimes$	15:33				failed	
Build Executor Status			ESW CT Test AL	TERA 8 min 46 sec - <u>#26</u>	6 days 5 hr - <u>#11</u>	10 sec	$\bigotimes$	#53 May 02 No	11s	10s	19s	11s	
1 ESW CT Test MIPS	<u>#67</u>		SW CT Test AF	8 min 46 sec - <u>#81</u>	6 days 5 hr - <u>#68</u>	12 sec	<b>2</b>	15:31 Changes				failed	
2 ESW CT Test RENESAS	<u>#73</u>		SW CT Test M	PS 8 min 46 sec - <u>#66</u>	6 days 5 hr - <u>#53</u>	9.1 sec	$\mathbf{\Sigma}$	#58 May 02 No		45			
3 ESW CT Test ARM	<u>#82</u>	-	SW CT Test R	ENESAS 8 min 46 sec - #72	6 days 5 hr - <u>#60</u>	13 sec	$\bigotimes$	Changes 15:27	11s	15s	23s	11s	
4 ESW CT Test ALTERA	#27		lcon: <u>S M</u> L										
				Legend SRSS for a	all S RSS for failures	RSS for just lat	est builds	#57 No Apr 28 No Changes	14s	16s	34s	12s	

 Can run tests in parallel on available resources (executors)

## Final Stage is collate results


MULTICORE DESIGN SIMPLIFIED

New Item				[]add	description	Stage View				
B People	All ESW +					Stage view				
Build History	S W Name ↓	Last Success	Last Failure	Last Duration			Checkout	Build	Test	Collate
Edit View	ESW CT Build ALTERA	8 min 56 sec - <u>#14</u>	N/A	2.5 sec	$\mathbf{\Sigma}$	Average stage times:	15s	28s	27s	11s
S Delete View	ESW CT Build ARM	8 min 56 sec - <u>#38</u>	N/A	4 sec	$\bigotimes$					
Manage Jenkins	SW CT Build MIPS	8 min 56 sec - <u>#37</u>	N/A	3 sec	$\bigotimes$	(#61 May 02 No	11s	10s	19s	
👌 My Views	ESW CT Build RENESAS	8 min 56 sec - <u>#37</u>	N/A	2.9 sec	$\bigotimes$	15:43 Changes		100	105	
🐥 Credentials	ESW CT Checkout	9 min 6 sec - <u>#31</u>	N/A	4.4 sec	ø		almost complete			
Build Queue 😐	ESW CT Collate	6 days 4 hr - <u>#40</u>	8 min 26 sec - <u>#44</u>	5.3 sec	ø	May 02 No Changes	11s	9s	19s	11s
lo builds in the queue.	ESW CT Pipeline	6 days 5 hr - <u>#56</u>	9 min 14 sec - <u>#60</u>	2 min 26 sec	$\bigotimes$	15:33				failed
Build Executor Status =	SW CT Test ALTERA	8 min 46 sec - <u>#26</u>	6 days 5 hr - <u>#11</u>	10 sec	ø	May 02 No Changes	11s	10s	19s	11s
1 ESW CT Collate #45	ESW CT Test ARM	8 min 46 sec - <u>#81</u>	6 days 5 hr - <u>#68</u>	12 sec	$\bigotimes$	15:31 Changes				failed
2 Idle	Stress CT Test MIPS	8 min 46 sec - <u>#66</u>	6 days 5 hr - <u>#53</u>	9.1 sec	$\bigotimes$	#58 May 02 No		10.000		
3 Idle 4 Idle	ESW CT Test RENESAS	8 min 46 sec - <u>#72</u>	6 days 5 hr - <u>#60</u>	13 sec	$\bigotimes$	15:27 Changes	11s	15s	23s	11s failed
	Icon: <u>S M</u> L	Legend RSS for all	RSS for failures	RSS for just late	est builds	Apr 28 No				

- Each test run records test results from its group
- Final task stage in pipeline collates


## Can see results at end





- See how tests perform over each run
- Management get a dashboard for visibility of project status

## **Drill down to see failures**



MULTICORE DESIGN SIMPLIFIED

Imperas

### **Demo Wrap up**



- This showed simple example of developing and testing code for embedded targets using cross compilers to build and ISS to execute
- Used CICT system (Jenkins) to manage processes, data, and results
- Very simple to set up / manage
- Automates build/test and can provide high level monitoring and results to developers
- Easily extends to full platforms using Virtual Platform simulations
  - e.g. testing applications under operating systems

## Agenda



- Challenges in embedded software development
- New methodology is needed
  - Continuous Integration
  - Continuous Test
- Test with hardware necessary evil? help or hindrance?
- Adoption of Continuous Test for embedded
  - And how simulation is used
- Worked example
- A little more about Imperas solutions
- Summary

### **Open Virtual Platforms (OVP) Library of 170+ High-Performance Processor Models**

- ARM®: Models for ARMv4<sup>™</sup>, v5<sup>™</sup>, v6<sup>™</sup>, v7<sup>™</sup> and v8<sup>™</sup> architectures
  - Including MMU, MPU, TCM, Thumb™, Thumb-2™, Jazelle™, SIMD, VFPv3, NEON™, TrustZone®, hardware virtualization instructions, …
- MIPS®: Models for microMIPS, MIPS32 and MIPS64 architectures
  - Verification, licensing, and distribution relationship
  - Including MMU, MPU, DSP, FPU, MT, MSA, VZ architecture subsets
- Renesas: Models for RH850, V850 architectures; 16 bit microcontroller cores
  - RH850G3, V850 ES, E1, E1F, E2; RL78, M16C cores
- Synopsys (ARC): ARC6xx, ARC7xx, EM, EMS families
- Altera Nios II, Xilinx Microblaze
- PowerPC
- 💦 RISC-V

"OVP is addressing key issues in software development for embedded systems. By supporting the creation of virtual platforms, OVP is enabling early software development and helping expand the ARM user community." *Noel Hurley, VP Business Development, ARM* 





## Support for NISC-V



- Imperas is a member of RISC-V Foundation
- Platforms / OS Combinations available for free download from Open Virtual Platforms (OVP) website, www.OVPworld.org
  - Bare metal application examples processor + memory
  - Extendable Platform Kits (EPKs)
    - Operating systems on implementations of actual hardware platforms
- Processor models available as open source downloads
  - RV32I, RV32G
  - RV64I, RV64G
  - Others under development (contact Imperas for schedule)
- Models can be used in C, C++, SystemC, and TLM2 platforms and with 3<sup>rd</sup> party simulators/environments

### Advanced Modeling Infrastructure for Virtual Platform Creation



#### Open Virtual Platforms<sup>™</sup> (OVP<sup>™</sup>) infrastructure and iGen model template generator



Model Library Extensive (300+), comprehensive open source model collection


**OVP Modeling** Easy-to-code modeling API

Environment Third party interfaces to SystemC, GDB, etc

Reference Simulator: OVPsim Useful (free) simulator for running models

### Key Technology: Multicore Development, Debug & Test Tools

- Verification, Analysis & Profiling (VAP) software tools
  - Non-intrusive: no modification of software or model source code
  - Users can easily define custom tools
- 3Debug<sup>™</sup> capability for debug of software on complex, heterogeneous platforms
- Tools at the appropriate and valuable levels of abstraction, granularity
  - Instruction tracing shows everything at lowest level of abstraction, no granularity
  - Function tracing and OS tracing show higher levels of abstraction
  - Instruction subset tracing, e.g. SIMD or hardware virtualization, show finer granularity



### **Exhaustive Testing Solution** When Failsafe Quality is Key

### Audi (NIRA Dynamics)

- Application
  - Application that tests tire pressure using ABS data
  - Software runs on different processors (different ABS systems) such as ARM Cortex-M/R, Renesas, PowerPC
- Software test and analysis
  - Collect months of road test data for use as stimuli
  - Data ran in regression suite, 1,000s of tests nightly
  - Memory analysis ensures stack and heap behavior
- Imperas M\*SDK and OVP Fast Processor Models
  - High performance critical for comprehensive testing
  - Multiple processor support (multiple ABS systems) key







"Imperas M\*SDK helps us not only to find bugs in our code, but also in the compilers we use. We will not ship software without testing with Imperas tools." *Peter Lindskog, Head of Development, NIRA Dynamics AB* 

### **Security is Critical**

#### Nagravision

- Application
  - Devices that protect streaming video
  - Attach to smart tv or set top box
  - Build SoC, end user device and software
- Imperas use model
  - Virtual platform peripheral models are built by Nagravision (proprietary models) and Imperas (standard I/O, e.g. USB)
  - Use Imperas debugger for software debug and for driver-peripheral model software-hardware co-debug
  - Use VAP tools such as OS-aware tools, code coverage, memory analysis, …
  - High performance simulation is critical for Continuous Integration (CI) testing

"At **NAGRA**, we have adopted the Imperas virtual platform-based software development and test tools for our application and firmware teams. The simulation performance, and the tools for software analysis, have added significant value to our daily Agile Continuous Integration (CI) methodology. Our view is that **software simulation is mandatory** to reach metrics required for high quality secured products."



SK



E

### **Imperas Solutions**



- 1) Custom/proprietary processor modeling
  - Build an ISS for internal use and/or delivery to customers
  - This is a make/buy decision: Imperas customers achieve lower initial and ongoing costs, higher quality
- 2) Early (pre-silicon) software development
  - Accelerate software schedules by months over conventional methodologies
- 3) Software test
  - Simulation is a complementary tool to hardware based software development
  - Achieve higher quality; reduce risk; accelerate safety/security certifications
- 4) Software/system power and timing estimation
  - Power and timing are key embedded product characteristics

### Agenda



- Challenges in embedded software development
- New methodology is needed
  - Continuous Integration
  - Continuous Test
- Test with hardware necessary evil? help or hindrance?
- Adoption of Continuous Test for embedded
  - And how simulation is used
- Worked example
- Summary

### Imperas Users Benefit From Improved Software Quality, and Reduced Schedules & Cost



- Key technologies: 170+ processor model library, large peripheral model library, fastest simulator, advanced Verification, Analysis and Profiling (VAP) tools
- Solutions for embedded use cases: custom CPU, semiconductor vendors, embedded systems developers
- Experience with Continuous Integration and Continuous Test usage





### Thank you

### For more information:

- www.imperas.com
- www.OVPworld.org
- Contact us: info@imperas.com