When Is Verification Done?

The actual time may be more of a fuzzy risk assessment than a clear demarcation.

Semiconductor Engineering


Even with the billions of dollars spent on R&D for EDA tools, and tens of billions more on verification labor, only 30% to 50% of ASIC designs are first time right, according to Wilson Research Group and Siemens EDA.
Even then, these designs still have bugs. They’re just not catastrophic enough to cause a re-spin. This means more efficient verification is needed. Until then, verification teams continue to challenge designs with every manner of stimulus they can throw at it. But there isn’t an exact science to indicate when to stop verifying….

To read the full Semiconductor Engineering article by Ann Steffora Mutschler, click here.